2 * Copyright (c) 2013 Tensilica Inc.
4 * Permission is hereby granted, free of charge, to any person obtaining
5 * a copy of this software and associated documentation files (the
6 * "Software"), to deal in the Software without restriction, including
7 * without limitation the rights to use, copy, modify, merge, publish,
8 * distribute, sublicense, and/or sell copies of the Software, and to
9 * permit persons to whom the Software is furnished to do so, subject to
10 * the following conditions:
12 * The above copyright notice and this permission notice shall be included
13 * in all copies or substantial portions of the Software.
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
16 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
17 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
18 * IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY
19 * CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
20 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
21 * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
24 * xtensa/config/core-isa.h -- HAL definitions that are dependent on Xtensa
25 * processor CORE configuration
27 * See <xtensa/config/core.h>, which includes this file, for more details.
30 #ifndef _XTENSA_CORE_CONFIGURATION_H
31 #define _XTENSA_CORE_CONFIGURATION_H
34 /****************************************************************************
35 Parameters Useful for Any Code, USER or PRIVILEGED
36 ****************************************************************************/
39 * Note: Macros of the form XCHAL_HAVE_*** have a value of 1 if the option is
40 * configured, and a value of 0 otherwise. These macros are always defined.
44 /*----------------------------------------------------------------------
46 ----------------------------------------------------------------------*/
48 #define XCHAL_HAVE_BE 1 /* big-endian byte ordering */
49 #define XCHAL_HAVE_WINDOWED 1 /* windowed registers option */
50 #define XCHAL_NUM_AREGS 32 /* num of physical addr regs */
51 #define XCHAL_NUM_AREGS_LOG2 5 /* log2(XCHAL_NUM_AREGS) */
52 #define XCHAL_MAX_INSTRUCTION_SIZE 3 /* max instr bytes (3..8) */
53 #define XCHAL_HAVE_DEBUG 1 /* debug option */
54 #define XCHAL_HAVE_DENSITY 1 /* 16-bit instructions */
55 #define XCHAL_HAVE_LOOPS 1 /* zero-overhead loops */
56 #define XCHAL_HAVE_NSA 1 /* NSA/NSAU instructions */
57 #define XCHAL_HAVE_MINMAX 1 /* MIN/MAX instructions */
58 #define XCHAL_HAVE_SEXT 1 /* SEXT instruction */
59 #define XCHAL_HAVE_CLAMPS 0 /* CLAMPS instruction */
60 #define XCHAL_HAVE_MUL16 1 /* MUL16S/MUL16U instructions */
61 #define XCHAL_HAVE_MUL32 1 /* MULL instruction */
62 #define XCHAL_HAVE_MUL32_HIGH 1 /* MULUH/MULSH instructions */
63 #define XCHAL_HAVE_DIV32 0 /* QUOS/QUOU/REMS/REMU instructions */
64 #define XCHAL_HAVE_L32R 1 /* L32R instruction */
65 #define XCHAL_HAVE_ABSOLUTE_LITERALS 1 /* non-PC-rel (extended) L32R */
66 #define XCHAL_HAVE_CONST16 0 /* CONST16 instruction */
67 #define XCHAL_HAVE_ADDX 1 /* ADDX#/SUBX# instructions */
68 #define XCHAL_HAVE_WIDE_BRANCHES 0 /* B*.W18 or B*.W15 instr's */
69 #define XCHAL_HAVE_PREDICTED_BRANCHES 0 /* B[EQ/EQZ/NE/NEZ]T instr's */
70 #define XCHAL_HAVE_CALL4AND12 1 /* (obsolete option) */
71 #define XCHAL_HAVE_ABS 1 /* ABS instruction */
72 /*#define XCHAL_HAVE_POPC 0*/ /* POPC instruction */
73 /*#define XCHAL_HAVE_CRC 0*/ /* CRC instruction */
74 #define XCHAL_HAVE_RELEASE_SYNC 1 /* L32AI/S32RI instructions */
75 #define XCHAL_HAVE_S32C1I 1 /* S32C1I instruction */
76 #define XCHAL_HAVE_SPECULATION 0 /* speculation */
77 #define XCHAL_HAVE_FULL_RESET 1 /* all regs/state reset */
78 #define XCHAL_NUM_CONTEXTS 1 /* */
79 #define XCHAL_NUM_MISC_REGS 2 /* num of scratch regs (0..4) */
80 #define XCHAL_HAVE_TAP_MASTER 0 /* JTAG TAP control instr's */
81 #define XCHAL_HAVE_PRID 1 /* processor ID register */
82 #define XCHAL_HAVE_THREADPTR 1 /* THREADPTR register */
83 #define XCHAL_HAVE_BOOLEANS 0 /* boolean registers */
84 #define XCHAL_HAVE_CP 0 /* CPENABLE reg (coprocessor) */
85 #define XCHAL_CP_MAXCFG 0 /* max allowed cp id plus one */
86 #define XCHAL_HAVE_MAC16 0 /* MAC16 package */
87 #define XCHAL_HAVE_VECTORFPU2005 0 /* vector floating-point pkg */
88 #define XCHAL_HAVE_FP 0 /* floating point pkg */
89 #define XCHAL_HAVE_VECTRA1 0 /* Vectra I pkg */
90 #define XCHAL_HAVE_VECTRALX 0 /* Vectra LX pkg */
91 #define XCHAL_HAVE_HIFI2 0 /* HiFi2 Audio Engine pkg */
94 /*----------------------------------------------------------------------
96 ----------------------------------------------------------------------*/
98 #define XCHAL_NUM_WRITEBUFFER_ENTRIES 4 /* size of write buffer */
99 #define XCHAL_INST_FETCH_WIDTH 4 /* instr-fetch width in bytes */
100 #define XCHAL_DATA_WIDTH 4 /* data width in bytes */
101 /* In T1050, applies to selected core load and store instructions (see ISA): */
102 #define XCHAL_UNALIGNED_LOAD_EXCEPTION 1 /* unaligned loads cause exc. */
103 #define XCHAL_UNALIGNED_STORE_EXCEPTION 1 /* unaligned stores cause exc.*/
105 #define XCHAL_CORE_ID "Magpie_P0" /* alphanum core name
106 (CoreID) set in the Xtensa
107 Processor Generator */
109 #define XCHAL_BUILD_UNIQUE_ID 0x0002230F /* 22-bit sw build ID */
112 * These definitions describe the hardware targeted by this software.
114 #define XCHAL_HW_CONFIGID0 0xC280DBFF /* ConfigID hi 32 bits*/
115 #define XCHAL_HW_CONFIGID1 0x0D02230F /* ConfigID lo 32 bits*/
116 #define XCHAL_HW_VERSION_NAME "LX2.1.0" /* full version name */
117 #define XCHAL_HW_VERSION_MAJOR 2210 /* major ver# of targeted hw */
118 #define XCHAL_HW_VERSION_MINOR 0 /* minor ver# of targeted hw */
119 #define XCHAL_HW_VERSION 221000 /* major*100+minor */
120 #define XCHAL_HW_REL_LX2 1
121 #define XCHAL_HW_REL_LX2_1 1
122 #define XCHAL_HW_REL_LX2_1_0 1
123 #define XCHAL_HW_CONFIGID_RELIABLE 1
124 /* If software targets a *range* of hardware versions, these are the bounds: */
125 #define XCHAL_HW_MIN_VERSION_MAJOR 2210 /* major v of earliest tgt hw */
126 #define XCHAL_HW_MIN_VERSION_MINOR 0 /* minor v of earliest tgt hw */
127 #define XCHAL_HW_MIN_VERSION 221000 /* earliest targeted hw */
128 #define XCHAL_HW_MAX_VERSION_MAJOR 2210 /* major v of latest tgt hw */
129 #define XCHAL_HW_MAX_VERSION_MINOR 0 /* minor v of latest tgt hw */
130 #define XCHAL_HW_MAX_VERSION 221000 /* latest targeted hw */
133 /*----------------------------------------------------------------------
135 ----------------------------------------------------------------------*/
137 #define XCHAL_ICACHE_LINESIZE 16 /* I-cache line size in bytes */
138 #define XCHAL_DCACHE_LINESIZE 16 /* D-cache line size in bytes */
139 #define XCHAL_ICACHE_LINEWIDTH 4 /* log2(I line size in bytes) */
140 #define XCHAL_DCACHE_LINEWIDTH 4 /* log2(D line size in bytes) */
142 #define XCHAL_ICACHE_SIZE 0 /* I-cache size in bytes or 0 */
143 #define XCHAL_DCACHE_SIZE 0 /* D-cache size in bytes or 0 */
145 #define XCHAL_DCACHE_IS_WRITEBACK 0 /* writeback feature */
150 /****************************************************************************
151 Parameters Useful for PRIVILEGED (Supervisory or Non-Virtualized) Code
152 ****************************************************************************/
155 #ifndef XTENSA_HAL_NON_PRIVILEGED_ONLY
157 /*----------------------------------------------------------------------
159 ----------------------------------------------------------------------*/
161 #define XCHAL_HAVE_PIF 1 /* any outbound PIF present */
163 /* If present, cache size in bytes == (ways * 2^(linewidth + setwidth)). */
165 /* Number of cache sets in log2(lines per way): */
166 #define XCHAL_ICACHE_SETWIDTH 0
167 #define XCHAL_DCACHE_SETWIDTH 0
169 /* Cache set associativity (number of ways): */
170 #define XCHAL_ICACHE_WAYS 1
171 #define XCHAL_DCACHE_WAYS 1
173 /* Cache features: */
174 #define XCHAL_ICACHE_LINE_LOCKABLE 0
175 #define XCHAL_DCACHE_LINE_LOCKABLE 0
176 #define XCHAL_ICACHE_ECC_PARITY 0
177 #define XCHAL_DCACHE_ECC_PARITY 0
179 /* Number of encoded cache attr bits (see <xtensa/hal.h> for decoded bits): */
180 #define XCHAL_CA_BITS 4
183 /*----------------------------------------------------------------------
184 INTERNAL I/D RAM/ROMs and XLMI
185 ----------------------------------------------------------------------*/
187 #define XCHAL_NUM_INSTROM 0 /* number of core instr. ROMs */
188 #define XCHAL_NUM_INSTRAM 1 /* number of core instr. RAMs */
189 #define XCHAL_NUM_DATAROM 0 /* number of core data ROMs */
190 #define XCHAL_NUM_DATARAM 1 /* number of core data RAMs */
191 #define XCHAL_NUM_URAM 0 /* number of core unified RAMs*/
192 #define XCHAL_NUM_XLMI 0 /* number of core XLMI ports */
194 /* Instruction RAM 0: */
195 #define XCHAL_INSTRAM0_VADDR 0x00800000
196 #define XCHAL_INSTRAM0_PADDR 0x00800000
197 #define XCHAL_INSTRAM0_SIZE 4194304
198 #define XCHAL_INSTRAM0_ECC_PARITY 0
201 #define XCHAL_DATARAM0_VADDR 0x00400000
202 #define XCHAL_DATARAM0_PADDR 0x00400000
203 #define XCHAL_DATARAM0_SIZE 4194304
204 #define XCHAL_DATARAM0_ECC_PARITY 0
207 /*----------------------------------------------------------------------
208 INTERRUPTS and TIMERS
209 ----------------------------------------------------------------------*/
211 #define XCHAL_HAVE_INTERRUPTS 1 /* interrupt option */
212 #define XCHAL_HAVE_HIGHPRI_INTERRUPTS 1 /* med/high-pri. interrupts */
213 #define XCHAL_HAVE_NMI 1 /* non-maskable interrupt */
214 #define XCHAL_HAVE_CCOUNT 1 /* CCOUNT reg. (timer option) */
215 #define XCHAL_NUM_TIMERS 1 /* number of CCOMPAREn regs */
216 #define XCHAL_NUM_INTERRUPTS 19 /* number of interrupts */
217 #define XCHAL_NUM_INTERRUPTS_LOG2 5 /* ceil(log2(NUM_INTERRUPTS)) */
218 #define XCHAL_NUM_EXTINTERRUPTS 17 /* num of external interrupts */
219 #define XCHAL_NUM_INTLEVELS 4 /* number of interrupt levels
220 (not including level zero) */
221 #define XCHAL_EXCM_LEVEL 3 /* level masked by PS.EXCM */
222 /* (always 1 in XEA1; levels 2 .. EXCM_LEVEL are "medium priority") */
224 /* Masks of interrupts at each interrupt level: */
225 #define XCHAL_INTLEVEL1_MASK 0x00000001
226 #define XCHAL_INTLEVEL2_MASK 0x00007FFE
227 #define XCHAL_INTLEVEL3_MASK 0x00038000
228 #define XCHAL_INTLEVEL4_MASK 0x00000000
229 #define XCHAL_INTLEVEL5_MASK 0x00040000
230 #define XCHAL_INTLEVEL6_MASK 0x00000000
231 #define XCHAL_INTLEVEL7_MASK 0x00000000
233 /* Masks of interrupts at each range 1..n of interrupt levels: */
234 #define XCHAL_INTLEVEL1_ANDBELOW_MASK 0x00000001
235 #define XCHAL_INTLEVEL2_ANDBELOW_MASK 0x00007FFF
236 #define XCHAL_INTLEVEL3_ANDBELOW_MASK 0x0003FFFF
237 #define XCHAL_INTLEVEL4_ANDBELOW_MASK 0x0003FFFF
238 #define XCHAL_INTLEVEL5_ANDBELOW_MASK 0x0007FFFF
239 #define XCHAL_INTLEVEL6_ANDBELOW_MASK 0x0007FFFF
240 #define XCHAL_INTLEVEL7_ANDBELOW_MASK 0x0007FFFF
242 /* Level of each interrupt: */
243 #define XCHAL_INT0_LEVEL 1
244 #define XCHAL_INT1_LEVEL 2
245 #define XCHAL_INT2_LEVEL 2
246 #define XCHAL_INT3_LEVEL 2
247 #define XCHAL_INT4_LEVEL 2
248 #define XCHAL_INT5_LEVEL 2
249 #define XCHAL_INT6_LEVEL 2
250 #define XCHAL_INT7_LEVEL 2
251 #define XCHAL_INT8_LEVEL 2
252 #define XCHAL_INT9_LEVEL 2
253 #define XCHAL_INT10_LEVEL 2
254 #define XCHAL_INT11_LEVEL 2
255 #define XCHAL_INT12_LEVEL 2
256 #define XCHAL_INT13_LEVEL 2
257 #define XCHAL_INT14_LEVEL 2
258 #define XCHAL_INT15_LEVEL 3
259 #define XCHAL_INT16_LEVEL 3
260 #define XCHAL_INT17_LEVEL 3
261 #define XCHAL_INT18_LEVEL 5
262 #define XCHAL_DEBUGLEVEL 4 /* debug interrupt level */
263 #define XCHAL_HAVE_DEBUG_EXTERN_INT 1 /* OCD external db interrupt */
264 #define XCHAL_NMILEVEL 5 /* NMI "level" (for use with
265 EXCSAVE/EPS/EPC_n, RFI n) */
267 /* Type of each interrupt: */
268 #define XCHAL_INT0_TYPE XTHAL_INTTYPE_SOFTWARE
269 #define XCHAL_INT1_TYPE XTHAL_INTTYPE_TIMER
270 #define XCHAL_INT2_TYPE XTHAL_INTTYPE_EXTERN_LEVEL
271 #define XCHAL_INT3_TYPE XTHAL_INTTYPE_EXTERN_LEVEL
272 #define XCHAL_INT4_TYPE XTHAL_INTTYPE_EXTERN_LEVEL
273 #define XCHAL_INT5_TYPE XTHAL_INTTYPE_EXTERN_LEVEL
274 #define XCHAL_INT6_TYPE XTHAL_INTTYPE_EXTERN_LEVEL
275 #define XCHAL_INT7_TYPE XTHAL_INTTYPE_EXTERN_LEVEL
276 #define XCHAL_INT8_TYPE XTHAL_INTTYPE_EXTERN_LEVEL
277 #define XCHAL_INT9_TYPE XTHAL_INTTYPE_EXTERN_LEVEL
278 #define XCHAL_INT10_TYPE XTHAL_INTTYPE_EXTERN_LEVEL
279 #define XCHAL_INT11_TYPE XTHAL_INTTYPE_EXTERN_LEVEL
280 #define XCHAL_INT12_TYPE XTHAL_INTTYPE_EXTERN_LEVEL
281 #define XCHAL_INT13_TYPE XTHAL_INTTYPE_EXTERN_LEVEL
282 #define XCHAL_INT14_TYPE XTHAL_INTTYPE_EXTERN_LEVEL
283 #define XCHAL_INT15_TYPE XTHAL_INTTYPE_EXTERN_LEVEL
284 #define XCHAL_INT16_TYPE XTHAL_INTTYPE_EXTERN_LEVEL
285 #define XCHAL_INT17_TYPE XTHAL_INTTYPE_EXTERN_LEVEL
286 #define XCHAL_INT18_TYPE XTHAL_INTTYPE_NMI
288 /* Masks of interrupts for each type of interrupt: */
289 #define XCHAL_INTTYPE_MASK_UNCONFIGURED 0xFFF80000
290 #define XCHAL_INTTYPE_MASK_SOFTWARE 0x00000001
291 #define XCHAL_INTTYPE_MASK_EXTERN_EDGE 0x00000000
292 #define XCHAL_INTTYPE_MASK_EXTERN_LEVEL 0x0003FFFC
293 #define XCHAL_INTTYPE_MASK_TIMER 0x00000002
294 #define XCHAL_INTTYPE_MASK_NMI 0x00040000
295 #define XCHAL_INTTYPE_MASK_WRITE_ERROR 0x00000000
297 /* Interrupt numbers assigned to specific interrupt sources: */
298 #define XCHAL_TIMER0_INTERRUPT 1 /* CCOMPARE0 */
299 #define XCHAL_TIMER1_INTERRUPT XTHAL_TIMER_UNCONFIGURED
300 #define XCHAL_TIMER2_INTERRUPT XTHAL_TIMER_UNCONFIGURED
301 #define XCHAL_TIMER3_INTERRUPT XTHAL_TIMER_UNCONFIGURED
302 #define XCHAL_NMI_INTERRUPT 18 /* non-maskable interrupt */
304 /* Interrupt numbers for levels at which only one interrupt is configured: */
305 #define XCHAL_INTLEVEL1_NUM 0
306 #define XCHAL_INTLEVEL5_NUM 18
307 /* (There are many interrupts each at level(s) 2, 3.) */
311 * External interrupt vectors/levels.
312 * These macros describe how Xtensa processor interrupt numbers
313 * (as numbered internally, eg. in INTERRUPT and INTENABLE registers)
314 * map to external BInterrupt<n> pins, for those interrupts
315 * configured as external (level-triggered, edge-triggered, or NMI).
316 * See the Xtensa processor databook for more details.
319 /* Core interrupt numbers mapped to each EXTERNAL interrupt number: */
320 #define XCHAL_EXTINT0_NUM 2 /* (intlevel 2) */
321 #define XCHAL_EXTINT1_NUM 3 /* (intlevel 2) */
322 #define XCHAL_EXTINT2_NUM 4 /* (intlevel 2) */
323 #define XCHAL_EXTINT3_NUM 5 /* (intlevel 2) */
324 #define XCHAL_EXTINT4_NUM 6 /* (intlevel 2) */
325 #define XCHAL_EXTINT5_NUM 7 /* (intlevel 2) */
326 #define XCHAL_EXTINT6_NUM 8 /* (intlevel 2) */
327 #define XCHAL_EXTINT7_NUM 9 /* (intlevel 2) */
328 #define XCHAL_EXTINT8_NUM 10 /* (intlevel 2) */
329 #define XCHAL_EXTINT9_NUM 11 /* (intlevel 2) */
330 #define XCHAL_EXTINT10_NUM 12 /* (intlevel 2) */
331 #define XCHAL_EXTINT11_NUM 13 /* (intlevel 2) */
332 #define XCHAL_EXTINT12_NUM 14 /* (intlevel 2) */
333 #define XCHAL_EXTINT13_NUM 15 /* (intlevel 3) */
334 #define XCHAL_EXTINT14_NUM 16 /* (intlevel 3) */
335 #define XCHAL_EXTINT15_NUM 17 /* (intlevel 3) */
336 #define XCHAL_EXTINT16_NUM 18 /* (intlevel 5) */
339 /*----------------------------------------------------------------------
340 EXCEPTIONS and VECTORS
341 ----------------------------------------------------------------------*/
343 #define XCHAL_XEA_VERSION 2 /* Xtensa Exception Architecture
344 number: 1 == XEA1 (old)
346 0 == XEAX (extern) */
347 #define XCHAL_HAVE_XEA1 0 /* Exception Architecture 1 */
348 #define XCHAL_HAVE_XEA2 1 /* Exception Architecture 2 */
349 #define XCHAL_HAVE_XEAX 0 /* External Exception Arch. */
350 #define XCHAL_HAVE_EXCEPTIONS 1 /* exception option */
351 #define XCHAL_HAVE_MEM_ECC_PARITY 0 /* local memory ECC/parity */
352 #define XCHAL_HAVE_VECTOR_SELECT 1 /* relocatable vectors */
353 #define XCHAL_HAVE_VECBASE 1 /* relocatable vectors */
354 #define XCHAL_VECBASE_RESET_VADDR 0x008E0800 /* VECBASE reset value */
355 #define XCHAL_VECBASE_RESET_PADDR 0x008E0800
356 #define XCHAL_RESET_VECBASE_OVERLAP 0
358 #define XCHAL_RESET_VECTOR0_VADDR 0x008E0000
359 #define XCHAL_RESET_VECTOR0_PADDR 0x008E0000
360 #define XCHAL_RESET_VECTOR1_VADDR 0x0F000000
361 #define XCHAL_RESET_VECTOR1_PADDR 0x0F000000
362 #define XCHAL_RESET_VECTOR_VADDR 0x008E0000
363 #define XCHAL_RESET_VECTOR_PADDR 0x008E0000
364 #define XCHAL_USER_VECOFS 0x00000620
365 #define XCHAL_USER_VECTOR_VADDR 0x008E0E20
366 #define XCHAL_USER_VECTOR_PADDR 0x008E0E20
367 #define XCHAL_KERNEL_VECOFS 0x00000540
368 #define XCHAL_KERNEL_VECTOR_VADDR 0x008E0D40
369 #define XCHAL_KERNEL_VECTOR_PADDR 0x008E0D40
370 #define XCHAL_DOUBLEEXC_VECOFS 0x00000720
371 #define XCHAL_DOUBLEEXC_VECTOR_VADDR 0x008E0F20
372 #define XCHAL_DOUBLEEXC_VECTOR_PADDR 0x008E0F20
373 #define XCHAL_WINDOW_OF4_VECOFS 0x00000000
374 #define XCHAL_WINDOW_UF4_VECOFS 0x00000040
375 #define XCHAL_WINDOW_OF8_VECOFS 0x00000080
376 #define XCHAL_WINDOW_UF8_VECOFS 0x000000C0
377 #define XCHAL_WINDOW_OF12_VECOFS 0x00000100
378 #define XCHAL_WINDOW_UF12_VECOFS 0x00000140
379 #define XCHAL_WINDOW_VECTORS_VADDR 0x008E0800
380 #define XCHAL_WINDOW_VECTORS_PADDR 0x008E0800
381 #define XCHAL_INTLEVEL2_VECOFS 0x00000220
382 #define XCHAL_INTLEVEL2_VECTOR_VADDR 0x008E0A20
383 #define XCHAL_INTLEVEL2_VECTOR_PADDR 0x008E0A20
384 #define XCHAL_INTLEVEL3_VECOFS 0x00000320
385 #define XCHAL_INTLEVEL3_VECTOR_VADDR 0x008E0B20
386 #define XCHAL_INTLEVEL3_VECTOR_PADDR 0x008E0B20
387 #define XCHAL_INTLEVEL4_VECOFS 0x00000420
388 #define XCHAL_INTLEVEL4_VECTOR_VADDR 0x008E0C20
389 #define XCHAL_INTLEVEL4_VECTOR_PADDR 0x008E0C20
390 #define XCHAL_DEBUG_VECOFS XCHAL_INTLEVEL4_VECOFS
391 #define XCHAL_DEBUG_VECTOR_VADDR XCHAL_INTLEVEL4_VECTOR_VADDR
392 #define XCHAL_DEBUG_VECTOR_PADDR XCHAL_INTLEVEL4_VECTOR_PADDR
393 #define XCHAL_NMI_VECOFS 0x000004E4
394 #define XCHAL_NMI_VECTOR_VADDR 0x008E0CE4
395 #define XCHAL_NMI_VECTOR_PADDR 0x008E0CE4
396 #define XCHAL_INTLEVEL5_VECOFS XCHAL_NMI_VECOFS
397 #define XCHAL_INTLEVEL5_VECTOR_VADDR XCHAL_NMI_VECTOR_VADDR
398 #define XCHAL_INTLEVEL5_VECTOR_PADDR XCHAL_NMI_VECTOR_PADDR
401 /*----------------------------------------------------------------------
403 ----------------------------------------------------------------------*/
405 #define XCHAL_HAVE_OCD 1 /* OnChipDebug option */
406 #define XCHAL_NUM_IBREAK 2 /* number of IBREAKn regs */
407 #define XCHAL_NUM_DBREAK 2 /* number of DBREAKn regs */
408 #define XCHAL_HAVE_OCD_DIR_ARRAY 1 /* faster OCD option */
411 /*----------------------------------------------------------------------
413 ----------------------------------------------------------------------*/
415 /* See core-matmap.h header file for more details. */
417 #define XCHAL_HAVE_TLBS 1 /* inverse of HAVE_CACHEATTR */
418 #define XCHAL_HAVE_SPANNING_WAY 1 /* one way maps I+D 4GB vaddr */
419 #define XCHAL_HAVE_IDENTITY_MAP 1 /* vaddr == paddr always */
420 #define XCHAL_HAVE_CACHEATTR 0 /* CACHEATTR register present */
421 #define XCHAL_HAVE_MIMIC_CACHEATTR 1 /* region protection */
422 #define XCHAL_HAVE_XLT_CACHEATTR 0 /* region prot. w/translation */
423 #define XCHAL_HAVE_PTP_MMU 0 /* full MMU (with page table
424 [autorefill] and protection)
425 usable for an MMU-based OS */
426 /* If none of the above last 4 are set, it's a custom TLB configuration. */
428 #define XCHAL_MMU_ASID_BITS 0 /* number of bits in ASIDs */
429 #define XCHAL_MMU_RINGS 1 /* number of rings (1..4) */
430 #define XCHAL_MMU_RING_BITS 0 /* num of bits in RING field */
432 #endif /* !XTENSA_HAL_NON_PRIVILEGED_ONLY */
435 #endif /* _XTENSA_CORE_CONFIGURATION_H */