2 * Copyright (c) 2013 Qualcomm Atheros, Inc.
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted (subject to the limitations in the
7 * disclaimer below) provided that the following conditions are met:
9 * * Redistributions of source code must retain the above copyright
10 * notice, this list of conditions and the following disclaimer.
12 * * Redistributions in binary form must reproduce the above copyright
13 * notice, this list of conditions and the following disclaimer in the
14 * documentation and/or other materials provided with the
17 * * Neither the name of Qualcomm Atheros nor the names of its
18 * contributors may be used to endorse or promote products derived
19 * from this software without specific prior written permission.
21 * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE
22 * GRANTED BY THIS LICENSE. THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT
23 * HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED
24 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
25 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
26 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
27 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
28 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
29 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
30 * BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
31 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE
32 * OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN
33 * IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
35 /*************************************************************************/
36 /* Copyright (c) 2006 Atheros Communications, Inc., All Rights Reserved */
38 /* Module Name : rom_cfg.h */
41 /* This file contains definition of platform and sysmte config . */
46 /*************************************************************************/
51 /************************** FPGA version **************************/
52 #define MAGPIE_FPGA_RAM_256K 0
54 /************************** SYSTEM WIDE ***************************/
56 * D : Daily build (Development)
57 * R : Official Release
59 #define ATH_VER_RELEASE_CODE "D"
60 #define ATH_VER_PLATFORM_NUMBER "0"
61 #define ATH_VER_MAJOR_NUMBER "0"
62 #define ATH_VER_MINOR_NUMBER "0"
63 #define ATH_VER_BUILD_NUMBER "3"
65 #define ATH_VER_DATES __DATE__" "__TIME__
67 #define ATH_VERSION_STR "["ATH_VER_RELEASE_CODE "." \
68 ATH_VER_PLATFORM_NUMBER "." \
69 ATH_VER_MAJOR_NUMBER "." \
70 ATH_VER_MINOR_NUMBER "." \
71 ATH_VER_BUILD_NUMBER "] " \
74 /* ROM Code Version (16 bit)
75 * Bit 15 : 0 means ASIC, 1 means FPGA
76 * Bit 14 : 0 means ROM, 1 means FLASH
77 * Bit 13-8 : Major Version Number
78 * Bit 7-0 : Minor Version Number
81 #define ROM_PLATFORM (1)
83 #define ROM_PLATFORM (0)
86 #if defined(SFLASH_BOOT)
92 /* Define ROM Code Version Number here */
93 #define ROM_MAJOR_VER_NUM (1)
94 #define ROM_MINOR_VER_NUM (8)
96 #define BOOTROM_VER ( (ROM_PLATFORM<<15) | (ROM_TYPE<<14) | (ROM_MAJOR_VER_NUM<<8) | ROM_MINOR_VER_NUM )
100 #define SYSTEM_FREQ 10 // For FPGA, it is 10 MHz; For SoC, it is 40 MHz during ROM booting, and then change to 117 MHz during firmware execution
102 #define SYSTEM_FREQ 40 // For FPGA, it is 10 MHz; For SoC, it is 40 MHz during ROM booting, and then change to 117 MHz during firmware execution
105 #define SYSTEM_CLK SYSTEM_FREQ*1000*1000 //40mhz
107 #define ONE_MSEC (SYSTEM_FREQ*1000)
109 /////////////////////////////////////////////////////////////////
111 * Supported reference clock speeds.
113 * Note: MAC HAL code has multiple tables indexed by these values,
114 * so do not rearrange them. Add any new refclk values at the end.
117 SYS_CFG_REFCLK_UNKNOWN = -1, /* Unsupported ref clock -- use PLL Bypass */
118 SYS_CFG_REFCLK_10_MHZ = 0,
119 SYS_CFG_REFCLK_20_MHZ = 1,
120 SYS_CFG_REFCLK_40_MHZ = 2,
123 /////////////////////////////////////////////////////////////////
126 /////////////////////////////////////////////////////////////////
129 #define SYSTEM_MODULE_MEM 1
131 #define SYSTEM_MODULE_MISC 1
133 #define SYSTEM_MODULE_USB 1
135 #if SYSTEM_MODULE_USB
136 #define SYSTEM_MODULE_HP_EP1 1
137 #define SYSTEM_MODULE_HP_EP5 1
138 #define SYSTEM_MODULE_HP_EP6 1
141 #define SYSTEM_MODULE_INTR 1
143 #define SYSTEM_MODULE_CLOCK 1
145 #define SYSTEM_MODULE_DESC 0
147 #define SYSTEM_MODULE_ALLOCRAM 1
149 #define SYSTEM_MODULE_UART 1 //uart module to dump the dbg message
151 #define SYSTEM_MODULE_TIMER 1 // a virtual timer, before we don't have the real timer
153 #define SYSTEM_MODULE_WDT 1 // a watchdog timer
155 #define SYSTEM_MODULE_EEPROM 1 // a eeprom interface (pcie_rc's eeprom not apb eeprom)
157 #define SYSTEM_MODULE_SFLASH 1 // a serial flash interface
159 #if SYSTEM_MODULE_UART
160 #define SYSTEM_MODULE_PRINT 1 // dependency on UART module
161 #define MOVE_PRINT_TO_RAM 1 // dependency on PRINT & UART module
162 #define SYSTEM_MODULE_DBG 1 // dependency on PRINT & UART module
163 #define MOVE_DBG_TO_RAM 1 // dependency on PRINT & UART module
166 #define SYSTEM_MODULE_ROM_PATCH 1 // patch install module
168 #define SYSTEM_MODULE_PCI 0
170 #define SYSTEM_MODULE_GMAC 0
172 #define SYSTEM_MODULE_TESTING 0 // backdoor test module
174 #if SYSTEM_MODULE_TESTING
175 #define SYSTEM_MODULE_MEMORY_TEST 0
176 #define SYSTEM_MODULE_DHRYSTONE_TEST 0
178 #define SYSTEM_MODULE_SYS_MONITOR 0
179 #define SYSTEM_MODULE_IDLE_TASK 0
181 #endif /* SYSTEM_MODULE_TESTING */
183 /****************************** UART ******************************/
184 #define UART_INPUT_CLK SYSTEM_CLK
185 #define UART_DEFAULT_BAUD 19200
186 #define UART_RETRY_COUNT 10000
188 /****************************** USB *******************************/
190 /* Firmware Loopback */
191 #define ZM_FM_LOOPBACK 0
192 #define ZM_SELF_TEST_MODE 1 // USB-IF Eye Pattern Test
194 #define ENABLE_SWAP_DATA_MODE 1 // byte swap function
195 #define ENABLE_SW_SWAP_DATA_MODE 1
197 #define ENABLE_STREAM_MODE 0 // stream mode
199 #define USB_STREAM_MODE_AGG_CNT 0 // 2 packets, 2: 3packets, 3: 4packets etc...
200 #define USB_STREAM_MODE_TIMEOUT_CTRL 0x0 // the unit is 32 USB (30Mhz) clock cycles
201 #define USB_STREAM_MODE_HOST_BUF_SZ (BIT4) // define the host dma buffer size (bit5,bit4)- 4096(0,0) 8192 (0,1) 16384(1,0) 32768(1,1) bytes
203 /************************* MEMORY DEFS ***************************/
205 #if defined(PROJECT_MAGPIE)
206 #include "magpie_mem.h"
207 #elif defined(PROJECT_K2)
212 // the end of 16 bytes are used to record some debug state and watchdog event and counter
213 #define WATCH_DOG_MAGIC_PATTERN_ADDR (SYS_D_RAM_REGION_0_BASE+SYS_RAM_SZIE-0x4) // 0x53fffc,magic pattern address
214 #define WATCH_DOG_RESET_COUNTER_ADDR (SYS_D_RAM_REGION_0_BASE+SYS_RAM_SZIE-0x8) // 0x53fff8,record the reset counter
215 #define DEBUG_SYSTEM_STATE_ADDR (SYS_D_RAM_REGION_0_BASE+SYS_RAM_SZIE-0xc) // 0x53fff4,record the state of system
216 #define CURRENT_PROGRAM_ADDR (SYS_D_RAM_REGION_0_BASE+SYS_RAM_SZIE-0x10) // 0x53fff0,reserved
218 #define WATCH_DOG_MAGIC_PATTERN (*((volatile u32_t*)(WATCH_DOG_MAGIC_PATTERN_ADDR)))
219 #define WATCH_DOG_RESET_COUNTER (*((volatile u32_t*)(WATCH_DOG_RESET_COUNTER_ADDR)))
220 #define DEBUG_SYSTEM_STATE (*((volatile u32_t*)(DEBUG_SYSTEM_STATE_ADDR)))
221 #define CURRENT_PROGRAM (*((volatile u32_t*)(CURRENT_PROGRAM_ADDR)))
223 #define WDT_MAGIC_PATTERN 0x5F574454 //_WDT
224 #define SUS_MAGIC_PATTERN 0x5F535553 //_SUS
226 /****************************** WATCH DOG *******************************/
227 #define WDT_DEFAULT_TIMEOUT_VALUE 3*ONE_MSEC*1000 // Initial value is 3 seconds, firmware changes it to 65 milliseconds
229 #endif /* _ROM_CFG_H_ */