2 * Copyright (c) 2013 Tensilica Inc.
4 * Permission is hereby granted, free of charge, to any person obtaining
5 * a copy of this software and associated documentation files (the
6 * "Software"), to deal in the Software without restriction, including
7 * without limitation the rights to use, copy, modify, merge, publish,
8 * distribute, sublicense, and/or sell copies of the Software, and to
9 * permit persons to whom the Software is furnished to do so, subject to
10 * the following conditions:
12 * The above copyright notice and this permission notice shall be included
13 * in all copies or substantial portions of the Software.
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
16 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
17 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
18 * IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY
19 * CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
20 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
21 * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
25 * Xtensa Special Register symbolic names
28 #ifndef XTENSA_SPECREG_H
29 #define XTENSA_SPECREG_H
31 /* Include these special register bitfield definitions, for historical reasons: */
32 #include <xtensa/corebits.h>
35 /* Special registers: */
43 #define WINDOWSTART 73
44 #define IBREAKENABLE 96
72 #define DEBUGCAUSE 233
76 #define ICOUNTLEVEL 237
78 #define CCOMPARE_0 240
79 #define MISC_REG_0 244
80 #define MISC_REG_1 245
82 /* Special cases (bases of special register series): */
91 /* Special names for read-only and write-only interrupt registers: */
96 #endif /* XTENSA_SPECREG_H */