2 * hw.h - DesignWare HS OTG Controller hardware definitions
4 * Copyright 2004-2013 Synopsys, Inc.
6 * Redistribution and use in source and binary forms, with or without
7 * modification, are permitted provided that the following conditions
9 * 1. Redistributions of source code must retain the above copyright
10 * notice, this list of conditions, and the following disclaimer,
11 * without modification.
12 * 2. Redistributions in binary form must reproduce the above copyright
13 * notice, this list of conditions and the following disclaimer in the
14 * documentation and/or other materials provided with the distribution.
15 * 3. The names of the above-listed copyright holders may not be used
16 * to endorse or promote products derived from this software without
17 * specific prior written permission.
19 * ALTERNATIVELY, this software may be distributed under the terms of the
20 * GNU General Public License ("GPL") as published by the Free Software
21 * Foundation; either version 2 of the License, or (at your option) any
24 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS
25 * IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
26 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
27 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
28 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
29 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
30 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
31 * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
32 * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
33 * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
34 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
40 #define HSOTG_REG(x) (x)
42 #define GOTGCTL HSOTG_REG(0x000)
43 #define GOTGCTL_CHIRPEN (1 << 27)
44 #define GOTGCTL_MULT_VALID_BC_MASK (0x1f << 22)
45 #define GOTGCTL_MULT_VALID_BC_SHIFT 22
46 #define GOTGCTL_OTGVER (1 << 20)
47 #define GOTGCTL_BSESVLD (1 << 19)
48 #define GOTGCTL_ASESVLD (1 << 18)
49 #define GOTGCTL_DBNC_SHORT (1 << 17)
50 #define GOTGCTL_CONID_B (1 << 16)
51 #define GOTGCTL_DBNCE_FLTR_BYPASS (1 << 15)
52 #define GOTGCTL_DEVHNPEN (1 << 11)
53 #define GOTGCTL_HSTSETHNPEN (1 << 10)
54 #define GOTGCTL_HNPREQ (1 << 9)
55 #define GOTGCTL_HSTNEGSCS (1 << 8)
56 #define GOTGCTL_SESREQ (1 << 1)
57 #define GOTGCTL_SESREQSCS (1 << 0)
59 #define GOTGINT HSOTG_REG(0x004)
60 #define GOTGINT_DBNCE_DONE (1 << 19)
61 #define GOTGINT_A_DEV_TOUT_CHG (1 << 18)
62 #define GOTGINT_HST_NEG_DET (1 << 17)
63 #define GOTGINT_HST_NEG_SUC_STS_CHNG (1 << 9)
64 #define GOTGINT_SES_REQ_SUC_STS_CHNG (1 << 8)
65 #define GOTGINT_SES_END_DET (1 << 2)
67 #define GAHBCFG HSOTG_REG(0x008)
68 #define GAHBCFG_AHB_SINGLE (1 << 23)
69 #define GAHBCFG_NOTI_ALL_DMA_WRIT (1 << 22)
70 #define GAHBCFG_REM_MEM_SUPP (1 << 21)
71 #define GAHBCFG_P_TXF_EMP_LVL (1 << 8)
72 #define GAHBCFG_NP_TXF_EMP_LVL (1 << 7)
73 #define GAHBCFG_DMA_EN (1 << 5)
74 #define GAHBCFG_HBSTLEN_MASK (0xf << 1)
75 #define GAHBCFG_HBSTLEN_SHIFT 1
76 #define GAHBCFG_HBSTLEN_SINGLE 0
77 #define GAHBCFG_HBSTLEN_INCR 1
78 #define GAHBCFG_HBSTLEN_INCR4 3
79 #define GAHBCFG_HBSTLEN_INCR8 5
80 #define GAHBCFG_HBSTLEN_INCR16 7
81 #define GAHBCFG_GLBL_INTR_EN (1 << 0)
82 #define GAHBCFG_CTRL_MASK (GAHBCFG_P_TXF_EMP_LVL | \
83 GAHBCFG_NP_TXF_EMP_LVL | \
87 #define GUSBCFG HSOTG_REG(0x00C)
88 #define GUSBCFG_FORCEDEVMODE (1 << 30)
89 #define GUSBCFG_FORCEHOSTMODE (1 << 29)
90 #define GUSBCFG_TXENDDELAY (1 << 28)
91 #define GUSBCFG_ICTRAFFICPULLREMOVE (1 << 27)
92 #define GUSBCFG_ICUSBCAP (1 << 26)
93 #define GUSBCFG_ULPI_INT_PROT_DIS (1 << 25)
94 #define GUSBCFG_INDICATORPASSTHROUGH (1 << 24)
95 #define GUSBCFG_INDICATORCOMPLEMENT (1 << 23)
96 #define GUSBCFG_TERMSELDLPULSE (1 << 22)
97 #define GUSBCFG_ULPI_INT_VBUS_IND (1 << 21)
98 #define GUSBCFG_ULPI_EXT_VBUS_DRV (1 << 20)
99 #define GUSBCFG_ULPI_CLK_SUSP_M (1 << 19)
100 #define GUSBCFG_ULPI_AUTO_RES (1 << 18)
101 #define GUSBCFG_ULPI_FS_LS (1 << 17)
102 #define GUSBCFG_OTG_UTMI_FS_SEL (1 << 16)
103 #define GUSBCFG_PHY_LP_CLK_SEL (1 << 15)
104 #define GUSBCFG_USBTRDTIM_MASK (0xf << 10)
105 #define GUSBCFG_USBTRDTIM_SHIFT 10
106 #define GUSBCFG_HNPCAP (1 << 9)
107 #define GUSBCFG_SRPCAP (1 << 8)
108 #define GUSBCFG_DDRSEL (1 << 7)
109 #define GUSBCFG_PHYSEL (1 << 6)
110 #define GUSBCFG_FSINTF (1 << 5)
111 #define GUSBCFG_ULPI_UTMI_SEL (1 << 4)
112 #define GUSBCFG_PHYIF16 (1 << 3)
113 #define GUSBCFG_PHYIF8 (0 << 3)
114 #define GUSBCFG_TOUTCAL_MASK (0x7 << 0)
115 #define GUSBCFG_TOUTCAL_SHIFT 0
116 #define GUSBCFG_TOUTCAL_LIMIT 0x7
117 #define GUSBCFG_TOUTCAL(_x) ((_x) << 0)
119 #define GRSTCTL HSOTG_REG(0x010)
120 #define GRSTCTL_AHBIDLE (1 << 31)
121 #define GRSTCTL_DMAREQ (1 << 30)
122 #define GRSTCTL_TXFNUM_MASK (0x1f << 6)
123 #define GRSTCTL_TXFNUM_SHIFT 6
124 #define GRSTCTL_TXFNUM_LIMIT 0x1f
125 #define GRSTCTL_TXFNUM(_x) ((_x) << 6)
126 #define GRSTCTL_TXFFLSH (1 << 5)
127 #define GRSTCTL_RXFFLSH (1 << 4)
128 #define GRSTCTL_IN_TKNQ_FLSH (1 << 3)
129 #define GRSTCTL_FRMCNTRRST (1 << 2)
130 #define GRSTCTL_HSFTRST (1 << 1)
131 #define GRSTCTL_CSFTRST (1 << 0)
133 #define GINTSTS HSOTG_REG(0x014)
134 #define GINTMSK HSOTG_REG(0x018)
135 #define GINTSTS_WKUPINT (1 << 31)
136 #define GINTSTS_SESSREQINT (1 << 30)
137 #define GINTSTS_DISCONNINT (1 << 29)
138 #define GINTSTS_CONIDSTSCHNG (1 << 28)
139 #define GINTSTS_LPMTRANRCVD (1 << 27)
140 #define GINTSTS_PTXFEMP (1 << 26)
141 #define GINTSTS_HCHINT (1 << 25)
142 #define GINTSTS_PRTINT (1 << 24)
143 #define GINTSTS_RESETDET (1 << 23)
144 #define GINTSTS_FET_SUSP (1 << 22)
145 #define GINTSTS_INCOMPL_IP (1 << 21)
146 #define GINTSTS_INCOMPL_SOOUT (1 << 21)
147 #define GINTSTS_INCOMPL_SOIN (1 << 20)
148 #define GINTSTS_OEPINT (1 << 19)
149 #define GINTSTS_IEPINT (1 << 18)
150 #define GINTSTS_EPMIS (1 << 17)
151 #define GINTSTS_RESTOREDONE (1 << 16)
152 #define GINTSTS_EOPF (1 << 15)
153 #define GINTSTS_ISOUTDROP (1 << 14)
154 #define GINTSTS_ENUMDONE (1 << 13)
155 #define GINTSTS_USBRST (1 << 12)
156 #define GINTSTS_USBSUSP (1 << 11)
157 #define GINTSTS_ERLYSUSP (1 << 10)
158 #define GINTSTS_I2CINT (1 << 9)
159 #define GINTSTS_ULPI_CK_INT (1 << 8)
160 #define GINTSTS_GOUTNAKEFF (1 << 7)
161 #define GINTSTS_GINNAKEFF (1 << 6)
162 #define GINTSTS_NPTXFEMP (1 << 5)
163 #define GINTSTS_RXFLVL (1 << 4)
164 #define GINTSTS_SOF (1 << 3)
165 #define GINTSTS_OTGINT (1 << 2)
166 #define GINTSTS_MODEMIS (1 << 1)
167 #define GINTSTS_CURMODE_HOST (1 << 0)
169 #define GRXSTSR HSOTG_REG(0x01C)
170 #define GRXSTSP HSOTG_REG(0x020)
171 #define GRXSTS_FN_MASK (0x7f << 25)
172 #define GRXSTS_FN_SHIFT 25
173 #define GRXSTS_PKTSTS_MASK (0xf << 17)
174 #define GRXSTS_PKTSTS_SHIFT 17
175 #define GRXSTS_PKTSTS_GLOBALOUTNAK 1
176 #define GRXSTS_PKTSTS_OUTRX 2
177 #define GRXSTS_PKTSTS_HCHIN 2
178 #define GRXSTS_PKTSTS_OUTDONE 3
179 #define GRXSTS_PKTSTS_HCHIN_XFER_COMP 3
180 #define GRXSTS_PKTSTS_SETUPDONE 4
181 #define GRXSTS_PKTSTS_DATATOGGLEERR 5
182 #define GRXSTS_PKTSTS_SETUPRX 6
183 #define GRXSTS_PKTSTS_HCHHALTED 7
184 #define GRXSTS_HCHNUM_MASK (0xf << 0)
185 #define GRXSTS_HCHNUM_SHIFT 0
186 #define GRXSTS_DPID_MASK (0x3 << 15)
187 #define GRXSTS_DPID_SHIFT 15
188 #define GRXSTS_BYTECNT_MASK (0x7ff << 4)
189 #define GRXSTS_BYTECNT_SHIFT 4
190 #define GRXSTS_EPNUM_MASK (0xf << 0)
191 #define GRXSTS_EPNUM_SHIFT 0
193 #define GRXFSIZ HSOTG_REG(0x024)
194 #define GRXFSIZ_DEPTH_MASK (0xffff << 0)
195 #define GRXFSIZ_DEPTH_SHIFT 0
197 #define GNPTXFSIZ HSOTG_REG(0x028)
198 /* Use FIFOSIZE_* constants to access this register */
200 #define GNPTXSTS HSOTG_REG(0x02C)
201 #define GNPTXSTS_NP_TXQ_TOP_MASK (0x7f << 24)
202 #define GNPTXSTS_NP_TXQ_TOP_SHIFT 24
203 #define GNPTXSTS_NP_TXQ_SPC_AVAIL_MASK (0xff << 16)
204 #define GNPTXSTS_NP_TXQ_SPC_AVAIL_SHIFT 16
205 #define GNPTXSTS_NP_TXQ_SPC_AVAIL_GET(_v) (((_v) >> 16) & 0xff)
206 #define GNPTXSTS_NP_TXF_SPC_AVAIL_MASK (0xffff << 0)
207 #define GNPTXSTS_NP_TXF_SPC_AVAIL_SHIFT 0
208 #define GNPTXSTS_NP_TXF_SPC_AVAIL_GET(_v) (((_v) >> 0) & 0xffff)
210 #define GI2CCTL HSOTG_REG(0x0030)
211 #define GI2CCTL_BSYDNE (1 << 31)
212 #define GI2CCTL_RW (1 << 30)
213 #define GI2CCTL_I2CDATSE0 (1 << 28)
214 #define GI2CCTL_I2CDEVADDR_MASK (0x3 << 26)
215 #define GI2CCTL_I2CDEVADDR_SHIFT 26
216 #define GI2CCTL_I2CSUSPCTL (1 << 25)
217 #define GI2CCTL_ACK (1 << 24)
218 #define GI2CCTL_I2CEN (1 << 23)
219 #define GI2CCTL_ADDR_MASK (0x7f << 16)
220 #define GI2CCTL_ADDR_SHIFT 16
221 #define GI2CCTL_REGADDR_MASK (0xff << 8)
222 #define GI2CCTL_REGADDR_SHIFT 8
223 #define GI2CCTL_RWDATA_MASK (0xff << 0)
224 #define GI2CCTL_RWDATA_SHIFT 0
226 #define GPVNDCTL HSOTG_REG(0x0034)
227 #define GGPIO HSOTG_REG(0x0038)
228 #define GUID HSOTG_REG(0x003c)
229 #define GSNPSID HSOTG_REG(0x0040)
230 #define GHWCFG1 HSOTG_REG(0x0044)
232 #define GHWCFG2 HSOTG_REG(0x0048)
233 #define GHWCFG2_OTG_ENABLE_IC_USB (1 << 31)
234 #define GHWCFG2_DEV_TOKEN_Q_DEPTH_MASK (0x1f << 26)
235 #define GHWCFG2_DEV_TOKEN_Q_DEPTH_SHIFT 26
236 #define GHWCFG2_HOST_PERIO_TX_Q_DEPTH_MASK (0x3 << 24)
237 #define GHWCFG2_HOST_PERIO_TX_Q_DEPTH_SHIFT 24
238 #define GHWCFG2_NONPERIO_TX_Q_DEPTH_MASK (0x3 << 22)
239 #define GHWCFG2_NONPERIO_TX_Q_DEPTH_SHIFT 22
240 #define GHWCFG2_MULTI_PROC_INT (1 << 20)
241 #define GHWCFG2_DYNAMIC_FIFO (1 << 19)
242 #define GHWCFG2_PERIO_EP_SUPPORTED (1 << 18)
243 #define GHWCFG2_NUM_HOST_CHAN_MASK (0xf << 14)
244 #define GHWCFG2_NUM_HOST_CHAN_SHIFT 14
245 #define GHWCFG2_NUM_DEV_EP_MASK (0xf << 10)
246 #define GHWCFG2_NUM_DEV_EP_SHIFT 10
247 #define GHWCFG2_FS_PHY_TYPE_MASK (0x3 << 8)
248 #define GHWCFG2_FS_PHY_TYPE_SHIFT 8
249 #define GHWCFG2_FS_PHY_TYPE_NOT_SUPPORTED 0
250 #define GHWCFG2_FS_PHY_TYPE_DEDICATED 1
251 #define GHWCFG2_FS_PHY_TYPE_SHARED_UTMI 2
252 #define GHWCFG2_FS_PHY_TYPE_SHARED_ULPI 3
253 #define GHWCFG2_HS_PHY_TYPE_MASK (0x3 << 6)
254 #define GHWCFG2_HS_PHY_TYPE_SHIFT 6
255 #define GHWCFG2_HS_PHY_TYPE_NOT_SUPPORTED 0
256 #define GHWCFG2_HS_PHY_TYPE_UTMI 1
257 #define GHWCFG2_HS_PHY_TYPE_ULPI 2
258 #define GHWCFG2_HS_PHY_TYPE_UTMI_ULPI 3
259 #define GHWCFG2_POINT2POINT (1 << 5)
260 #define GHWCFG2_ARCHITECTURE_MASK (0x3 << 3)
261 #define GHWCFG2_ARCHITECTURE_SHIFT 3
262 #define GHWCFG2_SLAVE_ONLY_ARCH 0
263 #define GHWCFG2_EXT_DMA_ARCH 1
264 #define GHWCFG2_INT_DMA_ARCH 2
265 #define GHWCFG2_OP_MODE_MASK (0x7 << 0)
266 #define GHWCFG2_OP_MODE_SHIFT 0
267 #define GHWCFG2_OP_MODE_HNP_SRP_CAPABLE 0
268 #define GHWCFG2_OP_MODE_SRP_ONLY_CAPABLE 1
269 #define GHWCFG2_OP_MODE_NO_HNP_SRP_CAPABLE 2
270 #define GHWCFG2_OP_MODE_SRP_CAPABLE_DEVICE 3
271 #define GHWCFG2_OP_MODE_NO_SRP_CAPABLE_DEVICE 4
272 #define GHWCFG2_OP_MODE_SRP_CAPABLE_HOST 5
273 #define GHWCFG2_OP_MODE_NO_SRP_CAPABLE_HOST 6
274 #define GHWCFG2_OP_MODE_UNDEFINED 7
276 #define GHWCFG3 HSOTG_REG(0x004c)
277 #define GHWCFG3_DFIFO_DEPTH_MASK (0xffff << 16)
278 #define GHWCFG3_DFIFO_DEPTH_SHIFT 16
279 #define GHWCFG3_OTG_LPM_EN (1 << 15)
280 #define GHWCFG3_BC_SUPPORT (1 << 14)
281 #define GHWCFG3_OTG_ENABLE_HSIC (1 << 13)
282 #define GHWCFG3_ADP_SUPP (1 << 12)
283 #define GHWCFG3_SYNCH_RESET_TYPE (1 << 11)
284 #define GHWCFG3_OPTIONAL_FEATURES (1 << 10)
285 #define GHWCFG3_VENDOR_CTRL_IF (1 << 9)
286 #define GHWCFG3_I2C (1 << 8)
287 #define GHWCFG3_OTG_FUNC (1 << 7)
288 #define GHWCFG3_PACKET_SIZE_CNTR_WIDTH_MASK (0x7 << 4)
289 #define GHWCFG3_PACKET_SIZE_CNTR_WIDTH_SHIFT 4
290 #define GHWCFG3_XFER_SIZE_CNTR_WIDTH_MASK (0xf << 0)
291 #define GHWCFG3_XFER_SIZE_CNTR_WIDTH_SHIFT 0
293 #define GHWCFG4 HSOTG_REG(0x0050)
294 #define GHWCFG4_DESC_DMA_DYN (1 << 31)
295 #define GHWCFG4_DESC_DMA (1 << 30)
296 #define GHWCFG4_NUM_IN_EPS_MASK (0xf << 26)
297 #define GHWCFG4_NUM_IN_EPS_SHIFT 26
298 #define GHWCFG4_DED_FIFO_EN (1 << 25)
299 #define GHWCFG4_DED_FIFO_SHIFT 25
300 #define GHWCFG4_SESSION_END_FILT_EN (1 << 24)
301 #define GHWCFG4_B_VALID_FILT_EN (1 << 23)
302 #define GHWCFG4_A_VALID_FILT_EN (1 << 22)
303 #define GHWCFG4_VBUS_VALID_FILT_EN (1 << 21)
304 #define GHWCFG4_IDDIG_FILT_EN (1 << 20)
305 #define GHWCFG4_NUM_DEV_MODE_CTRL_EP_MASK (0xf << 16)
306 #define GHWCFG4_NUM_DEV_MODE_CTRL_EP_SHIFT 16
307 #define GHWCFG4_UTMI_PHY_DATA_WIDTH_MASK (0x3 << 14)
308 #define GHWCFG4_UTMI_PHY_DATA_WIDTH_SHIFT 14
309 #define GHWCFG4_UTMI_PHY_DATA_WIDTH_8 0
310 #define GHWCFG4_UTMI_PHY_DATA_WIDTH_16 1
311 #define GHWCFG4_UTMI_PHY_DATA_WIDTH_8_OR_16 2
312 #define GHWCFG4_XHIBER (1 << 7)
313 #define GHWCFG4_HIBER (1 << 6)
314 #define GHWCFG4_MIN_AHB_FREQ (1 << 5)
315 #define GHWCFG4_POWER_OPTIMIZ (1 << 4)
316 #define GHWCFG4_NUM_DEV_PERIO_IN_EP_MASK (0xf << 0)
317 #define GHWCFG4_NUM_DEV_PERIO_IN_EP_SHIFT 0
319 #define GLPMCFG HSOTG_REG(0x0054)
320 #define GLPMCFG_INV_SEL_HSIC (1 << 31)
321 #define GLPMCFG_HSIC_CONNECT (1 << 30)
322 #define GLPMCFG_RETRY_COUNT_STS_MASK (0x7 << 25)
323 #define GLPMCFG_RETRY_COUNT_STS_SHIFT 25
324 #define GLPMCFG_SEND_LPM (1 << 24)
325 #define GLPMCFG_RETRY_COUNT_MASK (0x7 << 21)
326 #define GLPMCFG_RETRY_COUNT_SHIFT 21
327 #define GLPMCFG_LPM_CHAN_INDEX_MASK (0xf << 17)
328 #define GLPMCFG_LPM_CHAN_INDEX_SHIFT 17
329 #define GLPMCFG_SLEEP_STATE_RESUMEOK (1 << 16)
330 #define GLPMCFG_PRT_SLEEP_STS (1 << 15)
331 #define GLPMCFG_LPM_RESP_MASK (0x3 << 13)
332 #define GLPMCFG_LPM_RESP_SHIFT 13
333 #define GLPMCFG_HIRD_THRES_MASK (0x1f << 8)
334 #define GLPMCFG_HIRD_THRES_SHIFT 8
335 #define GLPMCFG_HIRD_THRES_EN (0x10 << 8)
336 #define GLPMCFG_EN_UTMI_SLEEP (1 << 7)
337 #define GLPMCFG_REM_WKUP_EN (1 << 6)
338 #define GLPMCFG_HIRD_MASK (0xf << 2)
339 #define GLPMCFG_HIRD_SHIFT 2
340 #define GLPMCFG_APPL_RESP (1 << 1)
341 #define GLPMCFG_LPM_CAP_EN (1 << 0)
343 #define GPWRDN HSOTG_REG(0x0058)
344 #define GPWRDN_MULT_VAL_ID_BC_MASK (0x1f << 24)
345 #define GPWRDN_MULT_VAL_ID_BC_SHIFT 24
346 #define GPWRDN_ADP_INT (1 << 23)
347 #define GPWRDN_BSESSVLD (1 << 22)
348 #define GPWRDN_IDSTS (1 << 21)
349 #define GPWRDN_LINESTATE_MASK (0x3 << 19)
350 #define GPWRDN_LINESTATE_SHIFT 19
351 #define GPWRDN_STS_CHGINT_MSK (1 << 18)
352 #define GPWRDN_STS_CHGINT (1 << 17)
353 #define GPWRDN_SRP_DET_MSK (1 << 16)
354 #define GPWRDN_SRP_DET (1 << 15)
355 #define GPWRDN_CONNECT_DET_MSK (1 << 14)
356 #define GPWRDN_CONNECT_DET (1 << 13)
357 #define GPWRDN_DISCONN_DET_MSK (1 << 12)
358 #define GPWRDN_DISCONN_DET (1 << 11)
359 #define GPWRDN_RST_DET_MSK (1 << 10)
360 #define GPWRDN_RST_DET (1 << 9)
361 #define GPWRDN_LNSTSCHG_MSK (1 << 8)
362 #define GPWRDN_LNSTSCHG (1 << 7)
363 #define GPWRDN_DIS_VBUS (1 << 6)
364 #define GPWRDN_PWRDNSWTCH (1 << 5)
365 #define GPWRDN_PWRDNRSTN (1 << 4)
366 #define GPWRDN_PWRDNCLMP (1 << 3)
367 #define GPWRDN_RESTORE (1 << 2)
368 #define GPWRDN_PMUACTV (1 << 1)
369 #define GPWRDN_PMUINTSEL (1 << 0)
371 #define GDFIFOCFG HSOTG_REG(0x005c)
372 #define GDFIFOCFG_EPINFOBASE_MASK (0xffff << 16)
373 #define GDFIFOCFG_EPINFOBASE_SHIFT 16
374 #define GDFIFOCFG_GDFIFOCFG_MASK (0xffff << 0)
375 #define GDFIFOCFG_GDFIFOCFG_SHIFT 0
377 #define ADPCTL HSOTG_REG(0x0060)
378 #define ADPCTL_AR_MASK (0x3 << 27)
379 #define ADPCTL_AR_SHIFT 27
380 #define ADPCTL_ADP_TMOUT_INT_MSK (1 << 26)
381 #define ADPCTL_ADP_SNS_INT_MSK (1 << 25)
382 #define ADPCTL_ADP_PRB_INT_MSK (1 << 24)
383 #define ADPCTL_ADP_TMOUT_INT (1 << 23)
384 #define ADPCTL_ADP_SNS_INT (1 << 22)
385 #define ADPCTL_ADP_PRB_INT (1 << 21)
386 #define ADPCTL_ADPENA (1 << 20)
387 #define ADPCTL_ADPRES (1 << 19)
388 #define ADPCTL_ENASNS (1 << 18)
389 #define ADPCTL_ENAPRB (1 << 17)
390 #define ADPCTL_RTIM_MASK (0x7ff << 6)
391 #define ADPCTL_RTIM_SHIFT 6
392 #define ADPCTL_PRB_PER_MASK (0x3 << 4)
393 #define ADPCTL_PRB_PER_SHIFT 4
394 #define ADPCTL_PRB_DELTA_MASK (0x3 << 2)
395 #define ADPCTL_PRB_DELTA_SHIFT 2
396 #define ADPCTL_PRB_DSCHRG_MASK (0x3 << 0)
397 #define ADPCTL_PRB_DSCHRG_SHIFT 0
399 #define HPTXFSIZ HSOTG_REG(0x100)
400 /* Use FIFOSIZE_* constants to access this register */
402 #define DPTXFSIZN(_a) HSOTG_REG(0x104 + (((_a) - 1) * 4))
403 /* Use FIFOSIZE_* constants to access this register */
405 /* These apply to the GNPTXFSIZ, HPTXFSIZ and DPTXFSIZN registers */
406 #define FIFOSIZE_DEPTH_MASK (0xffff << 16)
407 #define FIFOSIZE_DEPTH_SHIFT 16
408 #define FIFOSIZE_STARTADDR_MASK (0xffff << 0)
409 #define FIFOSIZE_STARTADDR_SHIFT 0
410 #define FIFOSIZE_DEPTH_GET(_x) (((_x) >> 16) & 0xffff)
412 /* Device mode registers */
414 #define DCFG HSOTG_REG(0x800)
415 #define DCFG_EPMISCNT_MASK (0x1f << 18)
416 #define DCFG_EPMISCNT_SHIFT 18
417 #define DCFG_EPMISCNT_LIMIT 0x1f
418 #define DCFG_EPMISCNT(_x) ((_x) << 18)
419 #define DCFG_PERFRINT_MASK (0x3 << 11)
420 #define DCFG_PERFRINT_SHIFT 11
421 #define DCFG_PERFRINT_LIMIT 0x3
422 #define DCFG_PERFRINT(_x) ((_x) << 11)
423 #define DCFG_DEVADDR_MASK (0x7f << 4)
424 #define DCFG_DEVADDR_SHIFT 4
425 #define DCFG_DEVADDR_LIMIT 0x7f
426 #define DCFG_DEVADDR(_x) ((_x) << 4)
427 #define DCFG_NZ_STS_OUT_HSHK (1 << 2)
428 #define DCFG_DEVSPD_MASK (0x3 << 0)
429 #define DCFG_DEVSPD_SHIFT 0
430 #define DCFG_DEVSPD_HS 0
431 #define DCFG_DEVSPD_FS 1
432 #define DCFG_DEVSPD_LS 2
433 #define DCFG_DEVSPD_FS48 3
435 #define DCTL HSOTG_REG(0x804)
436 #define DCTL_PWRONPRGDONE (1 << 11)
437 #define DCTL_CGOUTNAK (1 << 10)
438 #define DCTL_SGOUTNAK (1 << 9)
439 #define DCTL_CGNPINNAK (1 << 8)
440 #define DCTL_SGNPINNAK (1 << 7)
441 #define DCTL_TSTCTL_MASK (0x7 << 4)
442 #define DCTL_TSTCTL_SHIFT 4
443 #define DCTL_GOUTNAKSTS (1 << 3)
444 #define DCTL_GNPINNAKSTS (1 << 2)
445 #define DCTL_SFTDISCON (1 << 1)
446 #define DCTL_RMTWKUPSIG (1 << 0)
448 #define DSTS HSOTG_REG(0x808)
449 #define DSTS_SOFFN_MASK (0x3fff << 8)
450 #define DSTS_SOFFN_SHIFT 8
451 #define DSTS_SOFFN_LIMIT 0x3fff
452 #define DSTS_SOFFN(_x) ((_x) << 8)
453 #define DSTS_ERRATICERR (1 << 3)
454 #define DSTS_ENUMSPD_MASK (0x3 << 1)
455 #define DSTS_ENUMSPD_SHIFT 1
456 #define DSTS_ENUMSPD_HS 0
457 #define DSTS_ENUMSPD_FS 1
458 #define DSTS_ENUMSPD_LS 2
459 #define DSTS_ENUMSPD_FS48 3
460 #define DSTS_SUSPSTS (1 << 0)
462 #define DIEPMSK HSOTG_REG(0x810)
463 #define DIEPMSK_NAKMSK (1 << 13)
464 #define DIEPMSK_BNAININTRMSK (1 << 9)
465 #define DIEPMSK_TXFIFOUNDRNMSK (1 << 8)
466 #define DIEPMSK_TXFIFOEMPTY (1 << 7)
467 #define DIEPMSK_INEPNAKEFFMSK (1 << 6)
468 #define DIEPMSK_INTKNEPMISMSK (1 << 5)
469 #define DIEPMSK_INTKNTXFEMPMSK (1 << 4)
470 #define DIEPMSK_TIMEOUTMSK (1 << 3)
471 #define DIEPMSK_AHBERRMSK (1 << 2)
472 #define DIEPMSK_EPDISBLDMSK (1 << 1)
473 #define DIEPMSK_XFERCOMPLMSK (1 << 0)
475 #define DOEPMSK HSOTG_REG(0x814)
476 #define DOEPMSK_BACK2BACKSETUP (1 << 6)
477 #define DOEPMSK_STSPHSERCVDMSK (1 << 5)
478 #define DOEPMSK_OUTTKNEPDISMSK (1 << 4)
479 #define DOEPMSK_SETUPMSK (1 << 3)
480 #define DOEPMSK_AHBERRMSK (1 << 2)
481 #define DOEPMSK_EPDISBLDMSK (1 << 1)
482 #define DOEPMSK_XFERCOMPLMSK (1 << 0)
484 #define DAINT HSOTG_REG(0x818)
485 #define DAINTMSK HSOTG_REG(0x81C)
486 #define DAINT_OUTEP_SHIFT 16
487 #define DAINT_OUTEP(_x) (1 << ((_x) + 16))
488 #define DAINT_INEP(_x) (1 << (_x))
490 #define DTKNQR1 HSOTG_REG(0x820)
491 #define DTKNQR2 HSOTG_REG(0x824)
492 #define DTKNQR3 HSOTG_REG(0x830)
493 #define DTKNQR4 HSOTG_REG(0x834)
494 #define DIEPEMPMSK HSOTG_REG(0x834)
496 #define DVBUSDIS HSOTG_REG(0x828)
497 #define DVBUSPULSE HSOTG_REG(0x82C)
499 #define DIEPCTL0 HSOTG_REG(0x900)
500 #define DIEPCTL(_a) HSOTG_REG(0x900 + ((_a) * 0x20))
502 #define DOEPCTL0 HSOTG_REG(0xB00)
503 #define DOEPCTL(_a) HSOTG_REG(0xB00 + ((_a) * 0x20))
506 * bits[29..28] - reserved (no SetD0PID, SetD1PID)
507 * bits[25..22] - should always be zero, this isn't a periodic endpoint
508 * bits[10..0] - MPS setting different for EP0
510 #define D0EPCTL_MPS_MASK (0x3 << 0)
511 #define D0EPCTL_MPS_SHIFT 0
512 #define D0EPCTL_MPS_64 0
513 #define D0EPCTL_MPS_32 1
514 #define D0EPCTL_MPS_16 2
515 #define D0EPCTL_MPS_8 3
517 #define DXEPCTL_EPENA (1 << 31)
518 #define DXEPCTL_EPDIS (1 << 30)
519 #define DXEPCTL_SETD1PID (1 << 29)
520 #define DXEPCTL_SETODDFR (1 << 29)
521 #define DXEPCTL_SETD0PID (1 << 28)
522 #define DXEPCTL_SETEVENFR (1 << 28)
523 #define DXEPCTL_SNAK (1 << 27)
524 #define DXEPCTL_CNAK (1 << 26)
525 #define DXEPCTL_TXFNUM_MASK (0xf << 22)
526 #define DXEPCTL_TXFNUM_SHIFT 22
527 #define DXEPCTL_TXFNUM_LIMIT 0xf
528 #define DXEPCTL_TXFNUM(_x) ((_x) << 22)
529 #define DXEPCTL_STALL (1 << 21)
530 #define DXEPCTL_SNP (1 << 20)
531 #define DXEPCTL_EPTYPE_MASK (0x3 << 18)
532 #define DXEPCTL_EPTYPE_CONTROL (0x0 << 18)
533 #define DXEPCTL_EPTYPE_ISO (0x1 << 18)
534 #define DXEPCTL_EPTYPE_BULK (0x2 << 18)
535 #define DXEPCTL_EPTYPE_INTERRUPT (0x3 << 18)
537 #define DXEPCTL_NAKSTS (1 << 17)
538 #define DXEPCTL_DPID (1 << 16)
539 #define DXEPCTL_EOFRNUM (1 << 16)
540 #define DXEPCTL_USBACTEP (1 << 15)
541 #define DXEPCTL_NEXTEP_MASK (0xf << 11)
542 #define DXEPCTL_NEXTEP_SHIFT 11
543 #define DXEPCTL_NEXTEP_LIMIT 0xf
544 #define DXEPCTL_NEXTEP(_x) ((_x) << 11)
545 #define DXEPCTL_MPS_MASK (0x7ff << 0)
546 #define DXEPCTL_MPS_SHIFT 0
547 #define DXEPCTL_MPS_LIMIT 0x7ff
548 #define DXEPCTL_MPS(_x) ((_x) << 0)
550 #define DIEPINT(_a) HSOTG_REG(0x908 + ((_a) * 0x20))
551 #define DOEPINT(_a) HSOTG_REG(0xB08 + ((_a) * 0x20))
552 #define DXEPINT_SETUP_RCVD (1 << 15)
553 #define DXEPINT_NYETINTRPT (1 << 14)
554 #define DXEPINT_NAKINTRPT (1 << 13)
555 #define DXEPINT_BBLEERRINTRPT (1 << 12)
556 #define DXEPINT_PKTDRPSTS (1 << 11)
557 #define DXEPINT_BNAINTR (1 << 9)
558 #define DXEPINT_TXFIFOUNDRN (1 << 8)
559 #define DXEPINT_OUTPKTERR (1 << 8)
560 #define DXEPINT_TXFEMP (1 << 7)
561 #define DXEPINT_INEPNAKEFF (1 << 6)
562 #define DXEPINT_BACK2BACKSETUP (1 << 6)
563 #define DXEPINT_INTKNEPMIS (1 << 5)
564 #define DXEPINT_STSPHSERCVD (1 << 5)
565 #define DXEPINT_INTKNTXFEMP (1 << 4)
566 #define DXEPINT_OUTTKNEPDIS (1 << 4)
567 #define DXEPINT_TIMEOUT (1 << 3)
568 #define DXEPINT_SETUP (1 << 3)
569 #define DXEPINT_AHBERR (1 << 2)
570 #define DXEPINT_EPDISBLD (1 << 1)
571 #define DXEPINT_XFERCOMPL (1 << 0)
573 #define DIEPTSIZ0 HSOTG_REG(0x910)
574 #define DIEPTSIZ0_PKTCNT_MASK (0x3 << 19)
575 #define DIEPTSIZ0_PKTCNT_SHIFT 19
576 #define DIEPTSIZ0_PKTCNT_LIMIT 0x3
577 #define DIEPTSIZ0_PKTCNT(_x) ((_x) << 19)
578 #define DIEPTSIZ0_XFERSIZE_MASK (0x7f << 0)
579 #define DIEPTSIZ0_XFERSIZE_SHIFT 0
580 #define DIEPTSIZ0_XFERSIZE_LIMIT 0x7f
581 #define DIEPTSIZ0_XFERSIZE(_x) ((_x) << 0)
583 #define DOEPTSIZ0 HSOTG_REG(0xB10)
584 #define DOEPTSIZ0_SUPCNT_MASK (0x3 << 29)
585 #define DOEPTSIZ0_SUPCNT_SHIFT 29
586 #define DOEPTSIZ0_SUPCNT_LIMIT 0x3
587 #define DOEPTSIZ0_SUPCNT(_x) ((_x) << 29)
588 #define DOEPTSIZ0_PKTCNT (1 << 19)
589 #define DOEPTSIZ0_XFERSIZE_MASK (0x7f << 0)
590 #define DOEPTSIZ0_XFERSIZE_SHIFT 0
592 #define DIEPTSIZ(_a) HSOTG_REG(0x910 + ((_a) * 0x20))
593 #define DOEPTSIZ(_a) HSOTG_REG(0xB10 + ((_a) * 0x20))
594 #define DXEPTSIZ_MC_MASK (0x3 << 29)
595 #define DXEPTSIZ_MC_SHIFT 29
596 #define DXEPTSIZ_MC_LIMIT 0x3
597 #define DXEPTSIZ_MC(_x) ((_x) << 29)
598 #define DXEPTSIZ_PKTCNT_MASK (0x3ff << 19)
599 #define DXEPTSIZ_PKTCNT_SHIFT 19
600 #define DXEPTSIZ_PKTCNT_LIMIT 0x3ff
601 #define DXEPTSIZ_PKTCNT_GET(_v) (((_v) >> 19) & 0x3ff)
602 #define DXEPTSIZ_PKTCNT(_x) ((_x) << 19)
603 #define DXEPTSIZ_XFERSIZE_MASK (0x7ffff << 0)
604 #define DXEPTSIZ_XFERSIZE_SHIFT 0
605 #define DXEPTSIZ_XFERSIZE_LIMIT 0x7ffff
606 #define DXEPTSIZ_XFERSIZE_GET(_v) (((_v) >> 0) & 0x7ffff)
607 #define DXEPTSIZ_XFERSIZE(_x) ((_x) << 0)
609 #define DIEPDMA(_a) HSOTG_REG(0x914 + ((_a) * 0x20))
610 #define DOEPDMA(_a) HSOTG_REG(0xB14 + ((_a) * 0x20))
612 #define DTXFSTS(_a) HSOTG_REG(0x918 + ((_a) * 0x20))
614 #define PCGCTL HSOTG_REG(0x0e00)
615 #define PCGCTL_IF_DEV_MODE (1 << 31)
616 #define PCGCTL_P2HD_PRT_SPD_MASK (0x3 << 29)
617 #define PCGCTL_P2HD_PRT_SPD_SHIFT 29
618 #define PCGCTL_P2HD_DEV_ENUM_SPD_MASK (0x3 << 27)
619 #define PCGCTL_P2HD_DEV_ENUM_SPD_SHIFT 27
620 #define PCGCTL_MAC_DEV_ADDR_MASK (0x7f << 20)
621 #define PCGCTL_MAC_DEV_ADDR_SHIFT 20
622 #define PCGCTL_MAX_TERMSEL (1 << 19)
623 #define PCGCTL_MAX_XCVRSELECT_MASK (0x3 << 17)
624 #define PCGCTL_MAX_XCVRSELECT_SHIFT 17
625 #define PCGCTL_PORT_POWER (1 << 16)
626 #define PCGCTL_PRT_CLK_SEL_MASK (0x3 << 14)
627 #define PCGCTL_PRT_CLK_SEL_SHIFT 14
628 #define PCGCTL_ESS_REG_RESTORED (1 << 13)
629 #define PCGCTL_EXTND_HIBER_SWITCH (1 << 12)
630 #define PCGCTL_EXTND_HIBER_PWRCLMP (1 << 11)
631 #define PCGCTL_ENBL_EXTND_HIBER (1 << 10)
632 #define PCGCTL_RESTOREMODE (1 << 9)
633 #define PCGCTL_RESETAFTSUSP (1 << 8)
634 #define PCGCTL_DEEP_SLEEP (1 << 7)
635 #define PCGCTL_PHY_IN_SLEEP (1 << 6)
636 #define PCGCTL_ENBL_SLEEP_GATING (1 << 5)
637 #define PCGCTL_RSTPDWNMODULE (1 << 3)
638 #define PCGCTL_PWRCLMP (1 << 2)
639 #define PCGCTL_GATEHCLK (1 << 1)
640 #define PCGCTL_STOPPCLK (1 << 0)
642 #define EPFIFO(_a) HSOTG_REG(0x1000 + ((_a) * 0x1000))
644 /* Host Mode Registers */
646 #define HCFG HSOTG_REG(0x0400)
647 #define HCFG_MODECHTIMEN (1 << 31)
648 #define HCFG_PERSCHEDENA (1 << 26)
649 #define HCFG_FRLISTEN_MASK (0x3 << 24)
650 #define HCFG_FRLISTEN_SHIFT 24
651 #define HCFG_FRLISTEN_8 (0 << 24)
652 #define FRLISTEN_8_SIZE 8
653 #define HCFG_FRLISTEN_16 (1 << 24)
654 #define FRLISTEN_16_SIZE 16
655 #define HCFG_FRLISTEN_32 (2 << 24)
656 #define FRLISTEN_32_SIZE 32
657 #define HCFG_FRLISTEN_64 (3 << 24)
658 #define FRLISTEN_64_SIZE 64
659 #define HCFG_DESCDMA (1 << 23)
660 #define HCFG_RESVALID_MASK (0xff << 8)
661 #define HCFG_RESVALID_SHIFT 8
662 #define HCFG_ENA32KHZ (1 << 7)
663 #define HCFG_FSLSSUPP (1 << 2)
664 #define HCFG_FSLSPCLKSEL_MASK (0x3 << 0)
665 #define HCFG_FSLSPCLKSEL_SHIFT 0
666 #define HCFG_FSLSPCLKSEL_30_60_MHZ 0
667 #define HCFG_FSLSPCLKSEL_48_MHZ 1
668 #define HCFG_FSLSPCLKSEL_6_MHZ 2
670 #define HFIR HSOTG_REG(0x0404)
671 #define HFIR_FRINT_MASK (0xffff << 0)
672 #define HFIR_FRINT_SHIFT 0
673 #define HFIR_RLDCTRL (1 << 16)
675 #define HFNUM HSOTG_REG(0x0408)
676 #define HFNUM_FRREM_MASK (0xffff << 16)
677 #define HFNUM_FRREM_SHIFT 16
678 #define HFNUM_FRNUM_MASK (0xffff << 0)
679 #define HFNUM_FRNUM_SHIFT 0
680 #define HFNUM_MAX_FRNUM 0x3fff
682 #define HPTXSTS HSOTG_REG(0x0410)
683 #define TXSTS_QTOP_ODD (1 << 31)
684 #define TXSTS_QTOP_CHNEP_MASK (0xf << 27)
685 #define TXSTS_QTOP_CHNEP_SHIFT 27
686 #define TXSTS_QTOP_TOKEN_MASK (0x3 << 25)
687 #define TXSTS_QTOP_TOKEN_SHIFT 25
688 #define TXSTS_QTOP_TERMINATE (1 << 24)
689 #define TXSTS_QSPCAVAIL_MASK (0xff << 16)
690 #define TXSTS_QSPCAVAIL_SHIFT 16
691 #define TXSTS_FSPCAVAIL_MASK (0xffff << 0)
692 #define TXSTS_FSPCAVAIL_SHIFT 0
694 #define HAINT HSOTG_REG(0x0414)
695 #define HAINTMSK HSOTG_REG(0x0418)
696 #define HFLBADDR HSOTG_REG(0x041c)
698 #define HPRT0 HSOTG_REG(0x0440)
699 #define HPRT0_SPD_MASK (0x3 << 17)
700 #define HPRT0_SPD_SHIFT 17
701 #define HPRT0_SPD_HIGH_SPEED 0
702 #define HPRT0_SPD_FULL_SPEED 1
703 #define HPRT0_SPD_LOW_SPEED 2
704 #define HPRT0_TSTCTL_MASK (0xf << 13)
705 #define HPRT0_TSTCTL_SHIFT 13
706 #define HPRT0_PWR (1 << 12)
707 #define HPRT0_LNSTS_MASK (0x3 << 10)
708 #define HPRT0_LNSTS_SHIFT 10
709 #define HPRT0_RST (1 << 8)
710 #define HPRT0_SUSP (1 << 7)
711 #define HPRT0_RES (1 << 6)
712 #define HPRT0_OVRCURRCHG (1 << 5)
713 #define HPRT0_OVRCURRACT (1 << 4)
714 #define HPRT0_ENACHG (1 << 3)
715 #define HPRT0_ENA (1 << 2)
716 #define HPRT0_CONNDET (1 << 1)
717 #define HPRT0_CONNSTS (1 << 0)
719 #define HCCHAR(_ch) HSOTG_REG(0x0500 + 0x20 * (_ch))
720 #define HCCHAR_CHENA (1 << 31)
721 #define HCCHAR_CHDIS (1 << 30)
722 #define HCCHAR_ODDFRM (1 << 29)
723 #define HCCHAR_DEVADDR_MASK (0x7f << 22)
724 #define HCCHAR_DEVADDR_SHIFT 22
725 #define HCCHAR_MULTICNT_MASK (0x3 << 20)
726 #define HCCHAR_MULTICNT_SHIFT 20
727 #define HCCHAR_EPTYPE_MASK (0x3 << 18)
728 #define HCCHAR_EPTYPE_SHIFT 18
729 #define HCCHAR_LSPDDEV (1 << 17)
730 #define HCCHAR_EPDIR (1 << 15)
731 #define HCCHAR_EPNUM_MASK (0xf << 11)
732 #define HCCHAR_EPNUM_SHIFT 11
733 #define HCCHAR_MPS_MASK (0x7ff << 0)
734 #define HCCHAR_MPS_SHIFT 0
736 #define HCSPLT(_ch) HSOTG_REG(0x0504 + 0x20 * (_ch))
737 #define HCSPLT_SPLTENA (1 << 31)
738 #define HCSPLT_COMPSPLT (1 << 16)
739 #define HCSPLT_XACTPOS_MASK (0x3 << 14)
740 #define HCSPLT_XACTPOS_SHIFT 14
741 #define HCSPLT_XACTPOS_MID 0
742 #define HCSPLT_XACTPOS_END 1
743 #define HCSPLT_XACTPOS_BEGIN 2
744 #define HCSPLT_XACTPOS_ALL 3
745 #define HCSPLT_HUBADDR_MASK (0x7f << 7)
746 #define HCSPLT_HUBADDR_SHIFT 7
747 #define HCSPLT_PRTADDR_MASK (0x7f << 0)
748 #define HCSPLT_PRTADDR_SHIFT 0
750 #define HCINT(_ch) HSOTG_REG(0x0508 + 0x20 * (_ch))
751 #define HCINTMSK(_ch) HSOTG_REG(0x050c + 0x20 * (_ch))
752 #define HCINTMSK_RESERVED14_31 (0x3ffff << 14)
753 #define HCINTMSK_FRM_LIST_ROLL (1 << 13)
754 #define HCINTMSK_XCS_XACT (1 << 12)
755 #define HCINTMSK_BNA (1 << 11)
756 #define HCINTMSK_DATATGLERR (1 << 10)
757 #define HCINTMSK_FRMOVRUN (1 << 9)
758 #define HCINTMSK_BBLERR (1 << 8)
759 #define HCINTMSK_XACTERR (1 << 7)
760 #define HCINTMSK_NYET (1 << 6)
761 #define HCINTMSK_ACK (1 << 5)
762 #define HCINTMSK_NAK (1 << 4)
763 #define HCINTMSK_STALL (1 << 3)
764 #define HCINTMSK_AHBERR (1 << 2)
765 #define HCINTMSK_CHHLTD (1 << 1)
766 #define HCINTMSK_XFERCOMPL (1 << 0)
768 #define HCTSIZ(_ch) HSOTG_REG(0x0510 + 0x20 * (_ch))
769 #define TSIZ_DOPNG (1 << 31)
770 #define TSIZ_SC_MC_PID_MASK (0x3 << 29)
771 #define TSIZ_SC_MC_PID_SHIFT 29
772 #define TSIZ_SC_MC_PID_DATA0 0
773 #define TSIZ_SC_MC_PID_DATA2 1
774 #define TSIZ_SC_MC_PID_DATA1 2
775 #define TSIZ_SC_MC_PID_MDATA 3
776 #define TSIZ_SC_MC_PID_SETUP 3
777 #define TSIZ_PKTCNT_MASK (0x3ff << 19)
778 #define TSIZ_PKTCNT_SHIFT 19
779 #define TSIZ_NTD_MASK (0xff << 8)
780 #define TSIZ_NTD_SHIFT 8
781 #define TSIZ_SCHINFO_MASK (0xff << 0)
782 #define TSIZ_SCHINFO_SHIFT 0
783 #define TSIZ_XFERSIZE_MASK (0x7ffff << 0)
784 #define TSIZ_XFERSIZE_SHIFT 0
786 #define HCDMA(_ch) HSOTG_REG(0x0514 + 0x20 * (_ch))
788 #define HCDMAB(_ch) HSOTG_REG(0x051c + 0x20 * (_ch))
790 #define HCFIFO(_ch) HSOTG_REG(0x1000 + 0x1000 * (_ch))
793 * struct dwc2_hcd_dma_desc - Host-mode DMA descriptor structure
795 * @status: DMA descriptor status quadlet
796 * @buf: DMA descriptor data buffer pointer
798 * DMA Descriptor structure contains two quadlets:
799 * Status quadlet and Data buffer pointer.
801 struct dwc2_hcd_dma_desc {
806 #define HOST_DMA_A (1 << 31)
807 #define HOST_DMA_STS_MASK (0x3 << 28)
808 #define HOST_DMA_STS_SHIFT 28
809 #define HOST_DMA_STS_PKTERR (1 << 28)
810 #define HOST_DMA_EOL (1 << 26)
811 #define HOST_DMA_IOC (1 << 25)
812 #define HOST_DMA_SUP (1 << 24)
813 #define HOST_DMA_ALT_QTD (1 << 23)
814 #define HOST_DMA_QTD_OFFSET_MASK (0x3f << 17)
815 #define HOST_DMA_QTD_OFFSET_SHIFT 17
816 #define HOST_DMA_ISOC_NBYTES_MASK (0xfff << 0)
817 #define HOST_DMA_ISOC_NBYTES_SHIFT 0
818 #define HOST_DMA_NBYTES_MASK (0x1ffff << 0)
819 #define HOST_DMA_NBYTES_SHIFT 0
821 #define MAX_DMA_DESC_SIZE 131071
822 #define MAX_DMA_DESC_NUM_GENERIC 64
823 #define MAX_DMA_DESC_NUM_HS_ISOC 256
825 #endif /* __DWC2_HW_H__ */
projects / releases.git / blob