2 * Analog Devices ADF7242 Low-Power IEEE 802.15.4 Transceiver
4 * Copyright 2009-2015 Analog Devices Inc.
6 * Licensed under the GPL-2 or later.
8 * http://www.analog.com/ADF7242
11 #include <linux/kernel.h>
12 #include <linux/module.h>
13 #include <linux/interrupt.h>
14 #include <linux/delay.h>
15 #include <linux/mutex.h>
16 #include <linux/workqueue.h>
17 #include <linux/spinlock.h>
18 #include <linux/firmware.h>
19 #include <linux/spi/spi.h>
20 #include <linux/skbuff.h>
22 #include <linux/irq.h>
23 #include <linux/debugfs.h>
24 #include <linux/bitops.h>
25 #include <linux/ieee802154.h>
26 #include <net/mac802154.h>
27 #include <net/cfg802154.h>
29 #define FIRMWARE "/*(DEBLOBBED)*/"
30 #define MAX_POLL_LOOPS 200
34 #define REG_EXT_CTRL 0x100 /* RW External LNA/PA and internal PA control */
35 #define REG_TX_FSK_TEST 0x101 /* RW TX FSK test mode configuration */
36 #define REG_CCA1 0x105 /* RW RSSI threshold for CCA */
37 #define REG_CCA2 0x106 /* RW CCA mode configuration */
38 #define REG_BUFFERCFG 0x107 /* RW RX_BUFFER overwrite control */
39 #define REG_PKT_CFG 0x108 /* RW FCS evaluation configuration */
40 #define REG_DELAYCFG0 0x109 /* RW RC_RX command to SFD or sync word delay */
41 #define REG_DELAYCFG1 0x10A /* RW RC_TX command to TX state */
42 #define REG_DELAYCFG2 0x10B /* RW Mac delay extension */
43 #define REG_SYNC_WORD0 0x10C /* RW sync word bits [7:0] of [23:0] */
44 #define REG_SYNC_WORD1 0x10D /* RW sync word bits [15:8] of [23:0] */
45 #define REG_SYNC_WORD2 0x10E /* RW sync word bits [23:16] of [23:0] */
46 #define REG_SYNC_CONFIG 0x10F /* RW sync word configuration */
47 #define REG_RC_CFG 0x13E /* RW RX / TX packet configuration */
48 #define REG_RC_VAR44 0x13F /* RW RESERVED */
49 #define REG_CH_FREQ0 0x300 /* RW Channel Frequency Settings - Low */
50 #define REG_CH_FREQ1 0x301 /* RW Channel Frequency Settings - Middle */
51 #define REG_CH_FREQ2 0x302 /* RW Channel Frequency Settings - High */
52 #define REG_TX_FD 0x304 /* RW TX Frequency Deviation Register */
53 #define REG_DM_CFG0 0x305 /* RW RX Discriminator BW Register */
54 #define REG_TX_M 0x306 /* RW TX Mode Register */
55 #define REG_RX_M 0x307 /* RW RX Mode Register */
56 #define REG_RRB 0x30C /* R RSSI Readback Register */
57 #define REG_LRB 0x30D /* R Link Quality Readback Register */
58 #define REG_DR0 0x30E /* RW bits [15:8] of [15:0] data rate setting */
59 #define REG_DR1 0x30F /* RW bits [7:0] of [15:0] data rate setting */
60 #define REG_PRAMPG 0x313 /* RW RESERVED */
61 #define REG_TXPB 0x314 /* RW TX Packet Storage Base Address */
62 #define REG_RXPB 0x315 /* RW RX Packet Storage Base Address */
63 #define REG_TMR_CFG0 0x316 /* RW Wake up Timer Conf Register - High */
64 #define REG_TMR_CFG1 0x317 /* RW Wake up Timer Conf Register - Low */
65 #define REG_TMR_RLD0 0x318 /* RW Wake up Timer Value Register - High */
66 #define REG_TMR_RLD1 0x319 /* RW Wake up Timer Value Register - Low */
67 #define REG_TMR_CTRL 0x31A /* RW Wake up Timer Timeout flag */
68 #define REG_PD_AUX 0x31E /* RW Battmon enable */
69 #define REG_GP_CFG 0x32C /* RW GPIO Configuration */
70 #define REG_GP_OUT 0x32D /* RW GPIO Configuration */
71 #define REG_GP_IN 0x32E /* R GPIO Configuration */
72 #define REG_SYNT 0x335 /* RW bandwidth calibration timers */
73 #define REG_CAL_CFG 0x33D /* RW Calibration Settings */
74 #define REG_PA_BIAS 0x36E /* RW PA BIAS */
75 #define REG_SYNT_CAL 0x371 /* RW Oscillator and Doubler Configuration */
76 #define REG_IIRF_CFG 0x389 /* RW BB Filter Decimation Rate */
77 #define REG_CDR_CFG 0x38A /* RW CDR kVCO */
78 #define REG_DM_CFG1 0x38B /* RW Postdemodulator Filter */
79 #define REG_AGCSTAT 0x38E /* R RXBB Ref Osc Calibration Engine Readback */
80 #define REG_RXCAL0 0x395 /* RW RX BB filter tuning, LSB */
81 #define REG_RXCAL1 0x396 /* RW RX BB filter tuning, MSB */
82 #define REG_RXFE_CFG 0x39B /* RW RXBB Ref Osc & RXFE Calibration */
83 #define REG_PA_RR 0x3A7 /* RW Set PA ramp rate */
84 #define REG_PA_CFG 0x3A8 /* RW PA enable */
85 #define REG_EXTPA_CFG 0x3A9 /* RW External PA BIAS DAC */
86 #define REG_EXTPA_MSC 0x3AA /* RW PA Bias Mode */
87 #define REG_ADC_RBK 0x3AE /* R Readback temp */
88 #define REG_AGC_CFG1 0x3B2 /* RW GC Parameters */
89 #define REG_AGC_MAX 0x3B4 /* RW Slew rate */
90 #define REG_AGC_CFG2 0x3B6 /* RW RSSI Parameters */
91 #define REG_AGC_CFG3 0x3B7 /* RW RSSI Parameters */
92 #define REG_AGC_CFG4 0x3B8 /* RW RSSI Parameters */
93 #define REG_AGC_CFG5 0x3B9 /* RW RSSI & NDEC Parameters */
94 #define REG_AGC_CFG6 0x3BA /* RW NDEC Parameters */
95 #define REG_OCL_CFG1 0x3C4 /* RW OCL System Parameters */
96 #define REG_IRQ1_EN0 0x3C7 /* RW Interrupt Mask set bits for IRQ1 */
97 #define REG_IRQ1_EN1 0x3C8 /* RW Interrupt Mask set bits for IRQ1 */
98 #define REG_IRQ2_EN0 0x3C9 /* RW Interrupt Mask set bits for IRQ2 */
99 #define REG_IRQ2_EN1 0x3CA /* RW Interrupt Mask set bits for IRQ2 */
100 #define REG_IRQ1_SRC0 0x3CB /* RW Interrupt Source bits for IRQ */
101 #define REG_IRQ1_SRC1 0x3CC /* RW Interrupt Source bits for IRQ */
102 #define REG_OCL_BW0 0x3D2 /* RW OCL System Parameters */
103 #define REG_OCL_BW1 0x3D3 /* RW OCL System Parameters */
104 #define REG_OCL_BW2 0x3D4 /* RW OCL System Parameters */
105 #define REG_OCL_BW3 0x3D5 /* RW OCL System Parameters */
106 #define REG_OCL_BW4 0x3D6 /* RW OCL System Parameters */
107 #define REG_OCL_BWS 0x3D7 /* RW OCL System Parameters */
108 #define REG_OCL_CFG13 0x3E0 /* RW OCL System Parameters */
109 #define REG_GP_DRV 0x3E3 /* RW I/O pads Configuration and bg trim */
110 #define REG_BM_CFG 0x3E6 /* RW Batt. Monitor Threshold Voltage setting */
111 #define REG_SFD_15_4 0x3F4 /* RW Option to set non standard SFD */
112 #define REG_AFC_CFG 0x3F7 /* RW AFC mode and polarity */
113 #define REG_AFC_KI_KP 0x3F8 /* RW AFC ki and kp */
114 #define REG_AFC_RANGE 0x3F9 /* RW AFC range */
115 #define REG_AFC_READ 0x3FA /* RW Readback frequency error */
118 #define PA_PWR(x) (((x) & 0xF) << 4)
119 #define EXTPA_BIAS_SRC BIT(3)
120 #define EXTPA_BIAS_MODE(x) (((x) & 0x7) << 0)
123 #define PA_BRIDGE_DBIAS(x) (((x) & 0x1F) << 0)
124 #define PA_DBIAS_HIGH_POWER 21
125 #define PA_DBIAS_LOW_POWER 13
128 #define PA_BIAS_CTRL(x) (((x) & 0x1F) << 1)
129 #define REG_PA_BIAS_DFL BIT(0)
130 #define PA_BIAS_HIGH_POWER 63
131 #define PA_BIAS_LOW_POWER 55
133 #define REG_PAN_ID0 0x112
134 #define REG_PAN_ID1 0x113
135 #define REG_SHORT_ADDR_0 0x114
136 #define REG_SHORT_ADDR_1 0x115
137 #define REG_IEEE_ADDR_0 0x116
138 #define REG_IEEE_ADDR_1 0x117
139 #define REG_IEEE_ADDR_2 0x118
140 #define REG_IEEE_ADDR_3 0x119
141 #define REG_IEEE_ADDR_4 0x11A
142 #define REG_IEEE_ADDR_5 0x11B
143 #define REG_IEEE_ADDR_6 0x11C
144 #define REG_IEEE_ADDR_7 0x11D
145 #define REG_FFILT_CFG 0x11E
146 #define REG_AUTO_CFG 0x11F
147 #define REG_AUTO_TX1 0x120
148 #define REG_AUTO_TX2 0x121
149 #define REG_AUTO_STATUS 0x122
152 #define ACCEPT_BEACON_FRAMES BIT(0)
153 #define ACCEPT_DATA_FRAMES BIT(1)
154 #define ACCEPT_ACK_FRAMES BIT(2)
155 #define ACCEPT_MACCMD_FRAMES BIT(3)
156 #define ACCEPT_RESERVED_FRAMES BIT(4)
157 #define ACCEPT_ALL_ADDRESS BIT(5)
160 #define AUTO_ACK_FRAMEPEND BIT(0)
161 #define IS_PANCOORD BIT(1)
162 #define RX_AUTO_ACK_EN BIT(3)
163 #define CSMA_CA_RX_TURNAROUND BIT(4)
166 #define MAX_FRAME_RETRIES(x) ((x) & 0xF)
167 #define MAX_CCA_RETRIES(x) (((x) & 0x7) << 4)
170 #define CSMA_MAX_BE(x) ((x) & 0xF)
171 #define CSMA_MIN_BE(x) (((x) & 0xF) << 4)
173 #define CMD_SPI_NOP 0xFF /* No operation. Use for dummy writes */
174 #define CMD_SPI_PKT_WR 0x10 /* Write telegram to the Packet RAM
175 * starting from the TX packet base address
176 * pointer tx_packet_base
178 #define CMD_SPI_PKT_RD 0x30 /* Read telegram from the Packet RAM
179 * starting from RX packet base address
180 * pointer rxpb.rx_packet_base
182 #define CMD_SPI_MEM_WR(x) (0x18 + (x >> 8)) /* Write data to MCR or
183 * Packet RAM sequentially
185 #define CMD_SPI_MEM_RD(x) (0x38 + (x >> 8)) /* Read data from MCR or
186 * Packet RAM sequentially
188 #define CMD_SPI_MEMR_WR(x) (0x08 + (x >> 8)) /* Write data to MCR or Packet
189 * RAM as random block
191 #define CMD_SPI_MEMR_RD(x) (0x28 + (x >> 8)) /* Read data from MCR or
192 * Packet RAM random block
194 #define CMD_SPI_PRAM_WR 0x1E /* Write data sequentially to current
197 #define CMD_SPI_PRAM_RD 0x3E /* Read data sequentially from current
200 #define CMD_RC_SLEEP 0xB1 /* Invoke transition of radio controller
203 #define CMD_RC_IDLE 0xB2 /* Invoke transition of radio controller
206 #define CMD_RC_PHY_RDY 0xB3 /* Invoke transition of radio controller
209 #define CMD_RC_RX 0xB4 /* Invoke transition of radio controller
212 #define CMD_RC_TX 0xB5 /* Invoke transition of radio controller
215 #define CMD_RC_MEAS 0xB6 /* Invoke transition of radio controller
218 #define CMD_RC_CCA 0xB7 /* Invoke Clear channel assessment */
219 #define CMD_RC_CSMACA 0xC1 /* initiates CSMA-CA channel access
220 * sequence and frame transmission
222 #define CMD_RC_PC_RESET 0xC7 /* Program counter reset */
223 #define CMD_RC_RESET 0xC8 /* Resets the ADF7242 and puts it in
226 #define CMD_RC_PC_RESET_NO_WAIT (CMD_RC_PC_RESET | BIT(31))
230 #define STAT_SPI_READY BIT(7)
231 #define STAT_IRQ_STATUS BIT(6)
232 #define STAT_RC_READY BIT(5)
233 #define STAT_CCA_RESULT BIT(4)
234 #define RC_STATUS_IDLE 1
235 #define RC_STATUS_MEAS 2
236 #define RC_STATUS_PHY_RDY 3
237 #define RC_STATUS_RX 4
238 #define RC_STATUS_TX 5
239 #define RC_STATUS_MASK 0xF
244 #define SUCCESS_DATPEND 1
245 #define FAILURE_CSMACA 2
246 #define FAILURE_NOACK 3
247 #define AUTO_STATUS_MASK 0x3
249 #define PRAM_PAGESIZE 256
253 #define IRQ_CCA_COMPLETE BIT(0)
254 #define IRQ_SFD_RX BIT(1)
255 #define IRQ_SFD_TX BIT(2)
256 #define IRQ_RX_PKT_RCVD BIT(3)
257 #define IRQ_TX_PKT_SENT BIT(4)
258 #define IRQ_FRAME_VALID BIT(5)
259 #define IRQ_ADDRESS_VALID BIT(6)
260 #define IRQ_CSMA_CA BIT(7)
262 #define AUTO_TX_TURNAROUND BIT(3)
263 #define ADDON_EN BIT(4)
268 #define ADF7242_REPORT_CSMA_CA_STAT 0 /* framework doesn't handle yet */
270 struct adf7242_local {
271 struct spi_device *spi;
272 struct completion tx_complete;
273 struct ieee802154_hw *hw;
274 struct mutex bmux; /* protect SPI messages */
275 struct spi_message stat_msg;
276 struct spi_transfer stat_xfer;
277 struct dentry *debugfs_root;
282 u8 max_frame_retries;
287 /* DMA (thus cache coherency maintenance) requires the
288 * transfer buffers to live in their own cache lines.
291 u8 buf[3] ____cacheline_aligned;
300 static int adf7242_soft_reset(struct adf7242_local *lp, int line);
302 static int adf7242_status(struct adf7242_local *lp, u8 *stat)
306 mutex_lock(&lp->bmux);
307 status = spi_sync(lp->spi, &lp->stat_msg);
308 *stat = lp->buf_stat_rx;
309 mutex_unlock(&lp->bmux);
314 static int adf7242_wait_status(struct adf7242_local *lp, unsigned status,
315 unsigned mask, int line)
317 int cnt = 0, ret = 0;
321 adf7242_status(lp, &stat);
323 } while (((stat & mask) != status) && (cnt < MAX_POLL_LOOPS));
325 if (cnt >= MAX_POLL_LOOPS) {
328 if (!(stat & STAT_RC_READY)) {
329 adf7242_soft_reset(lp, line);
330 adf7242_status(lp, &stat);
332 if ((stat & mask) == status)
337 dev_warn(&lp->spi->dev,
338 "%s:line %d Timeout status 0x%x (%d)\n",
339 __func__, line, stat, cnt);
342 dev_vdbg(&lp->spi->dev, "%s : loops=%d line %d\n", __func__, cnt, line);
347 static int adf7242_wait_ready(struct adf7242_local *lp, int line)
349 return adf7242_wait_status(lp, STAT_RC_READY | STAT_SPI_READY,
350 STAT_RC_READY | STAT_SPI_READY, line);
353 static int adf7242_write_fbuf(struct adf7242_local *lp, u8 *data, u8 len)
357 struct spi_message msg;
358 struct spi_transfer xfer_head = {
363 struct spi_transfer xfer_buf = {
368 spi_message_init(&msg);
369 spi_message_add_tail(&xfer_head, &msg);
370 spi_message_add_tail(&xfer_buf, &msg);
372 adf7242_wait_ready(lp, __LINE__);
374 mutex_lock(&lp->bmux);
375 buf[0] = CMD_SPI_PKT_WR;
378 status = spi_sync(lp->spi, &msg);
379 mutex_unlock(&lp->bmux);
384 static int adf7242_read_fbuf(struct adf7242_local *lp,
385 u8 *data, size_t len, bool packet_read)
389 struct spi_message msg;
390 struct spi_transfer xfer_head = {
395 struct spi_transfer xfer_buf = {
400 spi_message_init(&msg);
401 spi_message_add_tail(&xfer_head, &msg);
402 spi_message_add_tail(&xfer_buf, &msg);
404 adf7242_wait_ready(lp, __LINE__);
406 mutex_lock(&lp->bmux);
408 buf[0] = CMD_SPI_PKT_RD;
409 buf[1] = CMD_SPI_NOP;
410 buf[2] = 0; /* PHR */
412 buf[0] = CMD_SPI_PRAM_RD;
414 buf[2] = CMD_SPI_NOP;
417 status = spi_sync(lp->spi, &msg);
419 mutex_unlock(&lp->bmux);
424 static int adf7242_read_reg(struct adf7242_local *lp, u16 addr, u8 *data)
427 struct spi_message msg;
429 struct spi_transfer xfer = {
431 .tx_buf = lp->buf_read_tx,
432 .rx_buf = lp->buf_read_rx,
435 adf7242_wait_ready(lp, __LINE__);
437 mutex_lock(&lp->bmux);
438 lp->buf_read_tx[0] = CMD_SPI_MEM_RD(addr);
439 lp->buf_read_tx[1] = addr;
440 lp->buf_read_tx[2] = CMD_SPI_NOP;
441 lp->buf_read_tx[3] = CMD_SPI_NOP;
443 spi_message_init(&msg);
444 spi_message_add_tail(&xfer, &msg);
446 status = spi_sync(lp->spi, &msg);
451 *data = lp->buf_read_rx[3];
453 mutex_unlock(&lp->bmux);
455 dev_vdbg(&lp->spi->dev, "%s : REG 0x%X, VAL 0x%X\n", __func__,
461 static int adf7242_write_reg(struct adf7242_local *lp, u16 addr, u8 data)
465 adf7242_wait_ready(lp, __LINE__);
467 mutex_lock(&lp->bmux);
468 lp->buf_reg_tx[0] = CMD_SPI_MEM_WR(addr);
469 lp->buf_reg_tx[1] = addr;
470 lp->buf_reg_tx[2] = data;
471 status = spi_write(lp->spi, lp->buf_reg_tx, 3);
472 mutex_unlock(&lp->bmux);
474 dev_vdbg(&lp->spi->dev, "%s : REG 0x%X, VAL 0x%X\n",
475 __func__, addr, data);
480 static int adf7242_cmd(struct adf7242_local *lp, unsigned cmd)
484 dev_vdbg(&lp->spi->dev, "%s : CMD=0x%X\n", __func__, cmd);
486 if (cmd != CMD_RC_PC_RESET_NO_WAIT)
487 adf7242_wait_ready(lp, __LINE__);
489 mutex_lock(&lp->bmux);
491 status = spi_write(lp->spi, &lp->buf_cmd, 1);
492 mutex_unlock(&lp->bmux);
497 static int adf7242_upload_firmware(struct adf7242_local *lp, u8 *data, u16 len)
499 struct spi_message msg;
500 struct spi_transfer xfer_buf = { };
501 int status, i, page = 0;
504 struct spi_transfer xfer_head = {
509 buf[0] = CMD_SPI_PRAM_WR;
512 spi_message_init(&msg);
513 spi_message_add_tail(&xfer_head, &msg);
514 spi_message_add_tail(&xfer_buf, &msg);
516 for (i = len; i >= 0; i -= PRAM_PAGESIZE) {
517 adf7242_write_reg(lp, REG_PRAMPG, page);
519 xfer_buf.len = (i >= PRAM_PAGESIZE) ? PRAM_PAGESIZE : i;
520 xfer_buf.tx_buf = &data[page * PRAM_PAGESIZE];
522 mutex_lock(&lp->bmux);
523 status = spi_sync(lp->spi, &msg);
524 mutex_unlock(&lp->bmux);
531 static int adf7242_verify_firmware(struct adf7242_local *lp,
532 const u8 *data, size_t len)
537 u8 *buf = kmalloc(PRAM_PAGESIZE, GFP_KERNEL);
542 for (page = 0, i = len; i >= 0; i -= PRAM_PAGESIZE, page++) {
543 size_t nb = (i >= PRAM_PAGESIZE) ? PRAM_PAGESIZE : i;
545 adf7242_write_reg(lp, REG_PRAMPG, page);
546 adf7242_read_fbuf(lp, buf, nb, false);
548 for (j = 0; j < nb; j++) {
549 if (buf[j] != data[page * PRAM_PAGESIZE + j]) {
560 static int adf7242_set_txpower(struct ieee802154_hw *hw, int mbm)
562 struct adf7242_local *lp = hw->priv;
563 u8 pwr, bias_ctrl, dbias, tmp;
566 dev_vdbg(&lp->spi->dev, "%s : Power %d dB\n", __func__, db);
568 if (db > 5 || db < -26)
571 db = DIV_ROUND_CLOSEST(db + 29, 2);
574 dbias = PA_DBIAS_HIGH_POWER;
575 bias_ctrl = PA_BIAS_HIGH_POWER;
577 dbias = PA_DBIAS_LOW_POWER;
578 bias_ctrl = PA_BIAS_LOW_POWER;
581 pwr = clamp_t(u8, db, 3, 15);
583 adf7242_read_reg(lp, REG_PA_CFG, &tmp);
584 tmp &= ~PA_BRIDGE_DBIAS(~0);
585 tmp |= PA_BRIDGE_DBIAS(dbias);
586 adf7242_write_reg(lp, REG_PA_CFG, tmp);
588 adf7242_read_reg(lp, REG_PA_BIAS, &tmp);
589 tmp &= ~PA_BIAS_CTRL(~0);
590 tmp |= PA_BIAS_CTRL(bias_ctrl);
591 adf7242_write_reg(lp, REG_PA_BIAS, tmp);
593 adf7242_read_reg(lp, REG_EXTPA_MSC, &tmp);
597 return adf7242_write_reg(lp, REG_EXTPA_MSC, tmp);
600 static int adf7242_set_csma_params(struct ieee802154_hw *hw, u8 min_be,
601 u8 max_be, u8 retries)
603 struct adf7242_local *lp = hw->priv;
606 dev_vdbg(&lp->spi->dev, "%s : min_be=%d max_be=%d retries=%d\n",
607 __func__, min_be, max_be, retries);
609 if (min_be > max_be || max_be > 8 || retries > 5)
612 ret = adf7242_write_reg(lp, REG_AUTO_TX1,
613 MAX_FRAME_RETRIES(lp->max_frame_retries) |
614 MAX_CCA_RETRIES(retries));
618 lp->max_cca_retries = retries;
622 return adf7242_write_reg(lp, REG_AUTO_TX2, CSMA_MAX_BE(max_be) |
623 CSMA_MIN_BE(min_be));
626 static int adf7242_set_frame_retries(struct ieee802154_hw *hw, s8 retries)
628 struct adf7242_local *lp = hw->priv;
631 dev_vdbg(&lp->spi->dev, "%s : Retries = %d\n", __func__, retries);
633 if (retries < -1 || retries > 15)
637 ret = adf7242_write_reg(lp, REG_AUTO_TX1,
638 MAX_FRAME_RETRIES(retries) |
639 MAX_CCA_RETRIES(lp->max_cca_retries));
641 lp->max_frame_retries = retries;
646 static int adf7242_ed(struct ieee802154_hw *hw, u8 *level)
648 struct adf7242_local *lp = hw->priv;
652 dev_vdbg(&lp->spi->dev, "%s :Exit level=%d\n",
658 static int adf7242_start(struct ieee802154_hw *hw)
660 struct adf7242_local *lp = hw->priv;
662 adf7242_cmd(lp, CMD_RC_PHY_RDY);
663 adf7242_write_reg(lp, REG_IRQ1_SRC1, 0xFF);
664 enable_irq(lp->spi->irq);
665 set_bit(FLAG_START, &lp->flags);
667 return adf7242_cmd(lp, CMD_RC_RX);
670 static void adf7242_stop(struct ieee802154_hw *hw)
672 struct adf7242_local *lp = hw->priv;
674 adf7242_cmd(lp, CMD_RC_IDLE);
675 clear_bit(FLAG_START, &lp->flags);
676 disable_irq(lp->spi->irq);
677 adf7242_write_reg(lp, REG_IRQ1_SRC1, 0xFF);
680 static int adf7242_channel(struct ieee802154_hw *hw, u8 page, u8 channel)
682 struct adf7242_local *lp = hw->priv;
685 dev_dbg(&lp->spi->dev, "%s :Channel=%d\n", __func__, channel);
690 WARN_ON(channel < 11);
691 WARN_ON(channel > 26);
693 freq = (2405 + 5 * (channel - 11)) * 100;
694 adf7242_cmd(lp, CMD_RC_PHY_RDY);
696 adf7242_write_reg(lp, REG_CH_FREQ0, freq);
697 adf7242_write_reg(lp, REG_CH_FREQ1, freq >> 8);
698 adf7242_write_reg(lp, REG_CH_FREQ2, freq >> 16);
700 return adf7242_cmd(lp, CMD_RC_RX);
703 static int adf7242_set_hw_addr_filt(struct ieee802154_hw *hw,
704 struct ieee802154_hw_addr_filt *filt,
705 unsigned long changed)
707 struct adf7242_local *lp = hw->priv;
710 dev_dbg(&lp->spi->dev, "%s :Changed=0x%lX\n", __func__, changed);
714 if (changed & IEEE802154_AFILT_IEEEADDR_CHANGED) {
717 memcpy(addr, &filt->ieee_addr, 8);
719 for (i = 0; i < 8; i++)
720 adf7242_write_reg(lp, REG_IEEE_ADDR_0 + i, addr[i]);
723 if (changed & IEEE802154_AFILT_SADDR_CHANGED) {
724 u16 saddr = le16_to_cpu(filt->short_addr);
726 adf7242_write_reg(lp, REG_SHORT_ADDR_0, saddr);
727 adf7242_write_reg(lp, REG_SHORT_ADDR_1, saddr >> 8);
730 if (changed & IEEE802154_AFILT_PANID_CHANGED) {
731 u16 pan_id = le16_to_cpu(filt->pan_id);
733 adf7242_write_reg(lp, REG_PAN_ID0, pan_id);
734 adf7242_write_reg(lp, REG_PAN_ID1, pan_id >> 8);
737 if (changed & IEEE802154_AFILT_PANC_CHANGED) {
738 adf7242_read_reg(lp, REG_AUTO_CFG, ®);
743 adf7242_write_reg(lp, REG_AUTO_CFG, reg);
749 static int adf7242_set_promiscuous_mode(struct ieee802154_hw *hw, bool on)
751 struct adf7242_local *lp = hw->priv;
753 dev_dbg(&lp->spi->dev, "%s : mode %d\n", __func__, on);
755 lp->promiscuous = on;
758 adf7242_write_reg(lp, REG_AUTO_CFG, 0);
759 return adf7242_write_reg(lp, REG_FFILT_CFG,
760 ACCEPT_BEACON_FRAMES |
762 ACCEPT_MACCMD_FRAMES |
765 ACCEPT_RESERVED_FRAMES);
767 adf7242_write_reg(lp, REG_FFILT_CFG,
768 ACCEPT_BEACON_FRAMES |
770 ACCEPT_MACCMD_FRAMES |
771 ACCEPT_RESERVED_FRAMES);
773 return adf7242_write_reg(lp, REG_AUTO_CFG, RX_AUTO_ACK_EN);
777 static int adf7242_set_cca_ed_level(struct ieee802154_hw *hw, s32 mbm)
779 struct adf7242_local *lp = hw->priv;
780 s8 level = clamp_t(s8, mbm / 100, S8_MIN, S8_MAX);
782 dev_dbg(&lp->spi->dev, "%s : level %d\n", __func__, level);
784 return adf7242_write_reg(lp, REG_CCA1, level);
787 static int adf7242_xmit(struct ieee802154_hw *hw, struct sk_buff *skb)
789 struct adf7242_local *lp = hw->priv;
792 set_bit(FLAG_XMIT, &lp->flags);
793 reinit_completion(&lp->tx_complete);
794 adf7242_cmd(lp, CMD_RC_PHY_RDY);
796 ret = adf7242_write_fbuf(lp, skb->data, skb->len);
800 ret = adf7242_cmd(lp, CMD_RC_CSMACA);
804 ret = wait_for_completion_interruptible_timeout(&lp->tx_complete,
809 dev_dbg(&lp->spi->dev, "Timeout waiting for TX interrupt\n");
814 if (lp->tx_stat != SUCCESS) {
815 dev_dbg(&lp->spi->dev,
816 "Error xmit: Retry count exceeded Status=0x%x\n",
824 clear_bit(FLAG_XMIT, &lp->flags);
825 adf7242_cmd(lp, CMD_RC_RX);
830 static int adf7242_rx(struct adf7242_local *lp)
835 u8 lqi, len_u8, *data;
837 ret = adf7242_read_reg(lp, 0, &len_u8);
843 if (!ieee802154_is_valid_psdu_len(len)) {
844 dev_dbg(&lp->spi->dev,
845 "corrupted frame received len %d\n", (int)len);
846 len = IEEE802154_MTU;
849 skb = dev_alloc_skb(len);
851 adf7242_cmd(lp, CMD_RC_RX);
855 data = skb_put(skb, len);
856 ret = adf7242_read_fbuf(lp, data, len, true);
859 adf7242_cmd(lp, CMD_RC_RX);
864 lp->rssi = data[len - 1];
866 adf7242_cmd(lp, CMD_RC_RX);
868 skb_trim(skb, len - 2); /* Don't put RSSI/LQI or CRC into the frame */
870 ieee802154_rx_irqsafe(lp->hw, skb, lqi);
872 dev_dbg(&lp->spi->dev, "%s: ret=%d len=%d lqi=%d rssi=%d\n",
873 __func__, ret, (int)len, (int)lqi, lp->rssi);
878 static struct ieee802154_ops adf7242_ops = {
879 .owner = THIS_MODULE,
880 .xmit_sync = adf7242_xmit,
882 .set_channel = adf7242_channel,
883 .set_hw_addr_filt = adf7242_set_hw_addr_filt,
884 .start = adf7242_start,
885 .stop = adf7242_stop,
886 .set_csma_params = adf7242_set_csma_params,
887 .set_frame_retries = adf7242_set_frame_retries,
888 .set_txpower = adf7242_set_txpower,
889 .set_promiscuous_mode = adf7242_set_promiscuous_mode,
890 .set_cca_ed_level = adf7242_set_cca_ed_level,
893 static void adf7242_debug(struct adf7242_local *lp, u8 irq1)
898 adf7242_status(lp, &stat);
900 dev_dbg(&lp->spi->dev, "%s IRQ1 = %X:\n%s%s%s%s%s%s%s%s\n",
902 irq1 & IRQ_CCA_COMPLETE ? "IRQ_CCA_COMPLETE\n" : "",
903 irq1 & IRQ_SFD_RX ? "IRQ_SFD_RX\n" : "",
904 irq1 & IRQ_SFD_TX ? "IRQ_SFD_TX\n" : "",
905 irq1 & IRQ_RX_PKT_RCVD ? "IRQ_RX_PKT_RCVD\n" : "",
906 irq1 & IRQ_TX_PKT_SENT ? "IRQ_TX_PKT_SENT\n" : "",
907 irq1 & IRQ_CSMA_CA ? "IRQ_CSMA_CA\n" : "",
908 irq1 & IRQ_FRAME_VALID ? "IRQ_FRAME_VALID\n" : "",
909 irq1 & IRQ_ADDRESS_VALID ? "IRQ_ADDRESS_VALID\n" : "");
911 dev_dbg(&lp->spi->dev, "%s STATUS = %X:\n%s\n%s%s%s%s%s\n",
913 stat & STAT_RC_READY ? "RC_READY" : "RC_BUSY",
914 (stat & 0xf) == RC_STATUS_IDLE ? "RC_STATUS_IDLE" : "",
915 (stat & 0xf) == RC_STATUS_MEAS ? "RC_STATUS_MEAS" : "",
916 (stat & 0xf) == RC_STATUS_PHY_RDY ? "RC_STATUS_PHY_RDY" : "",
917 (stat & 0xf) == RC_STATUS_RX ? "RC_STATUS_RX" : "",
918 (stat & 0xf) == RC_STATUS_TX ? "RC_STATUS_TX" : "");
922 static irqreturn_t adf7242_isr(int irq, void *data)
924 struct adf7242_local *lp = data;
928 adf7242_wait_status(lp, RC_STATUS_PHY_RDY, RC_STATUS_MASK, __LINE__);
930 adf7242_read_reg(lp, REG_IRQ1_SRC1, &irq1);
931 adf7242_write_reg(lp, REG_IRQ1_SRC1, irq1);
933 if (!(irq1 & (IRQ_RX_PKT_RCVD | IRQ_CSMA_CA)))
934 dev_err(&lp->spi->dev, "%s :ERROR IRQ1 = 0x%X\n",
937 adf7242_debug(lp, irq1);
939 xmit = test_bit(FLAG_XMIT, &lp->flags);
941 if (xmit && (irq1 & IRQ_CSMA_CA)) {
942 if (ADF7242_REPORT_CSMA_CA_STAT) {
945 adf7242_read_reg(lp, REG_AUTO_STATUS, &astat);
946 astat &= AUTO_STATUS_MASK;
948 dev_dbg(&lp->spi->dev, "AUTO_STATUS = %X:\n%s%s%s%s\n",
950 astat == SUCCESS ? "SUCCESS" : "",
952 SUCCESS_DATPEND ? "SUCCESS_DATPEND" : "",
953 astat == FAILURE_CSMACA ? "FAILURE_CSMACA" : "",
954 astat == FAILURE_NOACK ? "FAILURE_NOACK" : "");
956 /* save CSMA-CA completion status */
959 lp->tx_stat = SUCCESS;
961 complete(&lp->tx_complete);
962 } else if (!xmit && (irq1 & IRQ_RX_PKT_RCVD) &&
963 (irq1 & IRQ_FRAME_VALID)) {
965 } else if (!xmit && test_bit(FLAG_START, &lp->flags)) {
966 /* Invalid packet received - drop it and restart */
967 dev_dbg(&lp->spi->dev, "%s:%d : ERROR IRQ1 = 0x%X\n",
968 __func__, __LINE__, irq1);
969 adf7242_cmd(lp, CMD_RC_PHY_RDY);
970 adf7242_write_reg(lp, REG_IRQ1_SRC1, 0xFF);
971 adf7242_cmd(lp, CMD_RC_RX);
973 /* This can only be xmit without IRQ, likely a RX packet.
974 * we get an TX IRQ shortly - do nothing or let the xmit
975 * timeout handle this
977 dev_dbg(&lp->spi->dev, "%s:%d : ERROR IRQ1 = 0x%X, xmit %d\n",
978 __func__, __LINE__, irq1, xmit);
979 complete(&lp->tx_complete);
985 static int adf7242_soft_reset(struct adf7242_local *lp, int line)
987 dev_warn(&lp->spi->dev, "%s (line %d)\n", __func__, line);
989 if (test_bit(FLAG_START, &lp->flags))
990 disable_irq_nosync(lp->spi->irq);
992 adf7242_cmd(lp, CMD_RC_PC_RESET_NO_WAIT);
993 usleep_range(200, 250);
994 adf7242_write_reg(lp, REG_PKT_CFG, ADDON_EN | BIT(2));
995 adf7242_cmd(lp, CMD_RC_PHY_RDY);
996 adf7242_set_promiscuous_mode(lp->hw, lp->promiscuous);
997 adf7242_set_csma_params(lp->hw, lp->min_be, lp->max_be,
998 lp->max_cca_retries);
999 adf7242_write_reg(lp, REG_IRQ1_SRC1, 0xFF);
1001 if (test_bit(FLAG_START, &lp->flags)) {
1002 enable_irq(lp->spi->irq);
1003 return adf7242_cmd(lp, CMD_RC_RX);
1009 static int adf7242_hw_init(struct adf7242_local *lp)
1012 const struct firmware *fw;
1014 adf7242_cmd(lp, CMD_RC_RESET);
1015 adf7242_cmd(lp, CMD_RC_IDLE);
1018 ret = reject_firmware(&fw, FIRMWARE, &lp->spi->dev);
1020 dev_err(&lp->spi->dev,
1021 "reject_firmware() failed with %d\n", ret);
1025 ret = adf7242_upload_firmware(lp, (u8 *)fw->data, fw->size);
1027 dev_err(&lp->spi->dev,
1028 "upload firmware failed with %d\n", ret);
1029 release_firmware(fw);
1033 ret = adf7242_verify_firmware(lp, (u8 *)fw->data, fw->size);
1035 dev_err(&lp->spi->dev,
1036 "verify firmware failed with %d\n", ret);
1037 release_firmware(fw);
1041 adf7242_cmd(lp, CMD_RC_PC_RESET);
1043 release_firmware(fw);
1045 adf7242_write_reg(lp, REG_FFILT_CFG,
1046 ACCEPT_BEACON_FRAMES |
1047 ACCEPT_DATA_FRAMES |
1048 ACCEPT_MACCMD_FRAMES |
1049 ACCEPT_RESERVED_FRAMES);
1051 adf7242_write_reg(lp, REG_AUTO_CFG, RX_AUTO_ACK_EN);
1053 adf7242_write_reg(lp, REG_PKT_CFG, ADDON_EN | BIT(2));
1055 adf7242_write_reg(lp, REG_EXTPA_MSC, 0xF1);
1056 adf7242_write_reg(lp, REG_RXFE_CFG, 0x1D);
1058 adf7242_write_reg(lp, REG_IRQ1_EN0, 0);
1059 adf7242_write_reg(lp, REG_IRQ1_EN1, IRQ_RX_PKT_RCVD | IRQ_CSMA_CA);
1061 adf7242_write_reg(lp, REG_IRQ1_SRC1, 0xFF);
1062 adf7242_write_reg(lp, REG_IRQ1_SRC0, 0xFF);
1064 adf7242_cmd(lp, CMD_RC_IDLE);
1069 static int adf7242_stats_show(struct seq_file *file, void *offset)
1071 struct adf7242_local *lp = spi_get_drvdata(file->private);
1074 adf7242_status(lp, &stat);
1075 adf7242_read_reg(lp, REG_IRQ1_SRC1, &irq1);
1077 seq_printf(file, "IRQ1 = %X:\n%s%s%s%s%s%s%s%s\n", irq1,
1078 irq1 & IRQ_CCA_COMPLETE ? "IRQ_CCA_COMPLETE\n" : "",
1079 irq1 & IRQ_SFD_RX ? "IRQ_SFD_RX\n" : "",
1080 irq1 & IRQ_SFD_TX ? "IRQ_SFD_TX\n" : "",
1081 irq1 & IRQ_RX_PKT_RCVD ? "IRQ_RX_PKT_RCVD\n" : "",
1082 irq1 & IRQ_TX_PKT_SENT ? "IRQ_TX_PKT_SENT\n" : "",
1083 irq1 & IRQ_CSMA_CA ? "IRQ_CSMA_CA\n" : "",
1084 irq1 & IRQ_FRAME_VALID ? "IRQ_FRAME_VALID\n" : "",
1085 irq1 & IRQ_ADDRESS_VALID ? "IRQ_ADDRESS_VALID\n" : "");
1087 seq_printf(file, "STATUS = %X:\n%s\n%s%s%s%s%s\n", stat,
1088 stat & STAT_RC_READY ? "RC_READY" : "RC_BUSY",
1089 (stat & 0xf) == RC_STATUS_IDLE ? "RC_STATUS_IDLE" : "",
1090 (stat & 0xf) == RC_STATUS_MEAS ? "RC_STATUS_MEAS" : "",
1091 (stat & 0xf) == RC_STATUS_PHY_RDY ? "RC_STATUS_PHY_RDY" : "",
1092 (stat & 0xf) == RC_STATUS_RX ? "RC_STATUS_RX" : "",
1093 (stat & 0xf) == RC_STATUS_TX ? "RC_STATUS_TX" : "");
1095 seq_printf(file, "RSSI = %d\n", lp->rssi);
1100 static int adf7242_debugfs_init(struct adf7242_local *lp)
1102 char debugfs_dir_name[DNAME_INLINE_LEN + 1] = "adf7242-";
1103 struct dentry *stats;
1105 strncat(debugfs_dir_name, dev_name(&lp->spi->dev), DNAME_INLINE_LEN);
1107 lp->debugfs_root = debugfs_create_dir(debugfs_dir_name, NULL);
1108 if (IS_ERR_OR_NULL(lp->debugfs_root))
1109 return PTR_ERR_OR_ZERO(lp->debugfs_root);
1111 stats = debugfs_create_devm_seqfile(&lp->spi->dev, "status",
1113 adf7242_stats_show);
1114 return PTR_ERR_OR_ZERO(stats);
1119 static const s32 adf7242_powers[] = {
1120 500, 400, 300, 200, 100, 0, -100, -200, -300, -400, -500, -600, -700,
1121 -800, -900, -1000, -1100, -1200, -1300, -1400, -1500, -1600, -1700,
1122 -1800, -1900, -2000, -2100, -2200, -2300, -2400, -2500, -2600,
1125 static const s32 adf7242_ed_levels[] = {
1126 -9000, -8900, -8800, -8700, -8600, -8500, -8400, -8300, -8200, -8100,
1127 -8000, -7900, -7800, -7700, -7600, -7500, -7400, -7300, -7200, -7100,
1128 -7000, -6900, -6800, -6700, -6600, -6500, -6400, -6300, -6200, -6100,
1129 -6000, -5900, -5800, -5700, -5600, -5500, -5400, -5300, -5200, -5100,
1130 -5000, -4900, -4800, -4700, -4600, -4500, -4400, -4300, -4200, -4100,
1131 -4000, -3900, -3800, -3700, -3600, -3500, -3400, -3200, -3100, -3000
1134 static int adf7242_probe(struct spi_device *spi)
1136 struct ieee802154_hw *hw;
1137 struct adf7242_local *lp;
1141 dev_err(&spi->dev, "no IRQ specified\n");
1145 hw = ieee802154_alloc_hw(sizeof(*lp), &adf7242_ops);
1154 hw->parent = &spi->dev;
1155 hw->extra_tx_headroom = 0;
1157 /* We support only 2.4 Ghz */
1158 hw->phy->supported.channels[0] = 0x7FFF800;
1160 hw->flags = IEEE802154_HW_OMIT_CKSUM |
1161 IEEE802154_HW_CSMA_PARAMS |
1162 IEEE802154_HW_FRAME_RETRIES | IEEE802154_HW_AFILT |
1163 IEEE802154_HW_PROMISCUOUS;
1165 hw->phy->flags = WPAN_PHY_FLAG_TXPOWER |
1166 WPAN_PHY_FLAG_CCA_ED_LEVEL |
1167 WPAN_PHY_FLAG_CCA_MODE;
1169 hw->phy->supported.cca_modes = BIT(NL802154_CCA_ENERGY);
1171 hw->phy->supported.cca_ed_levels = adf7242_ed_levels;
1172 hw->phy->supported.cca_ed_levels_size = ARRAY_SIZE(adf7242_ed_levels);
1174 hw->phy->cca.mode = NL802154_CCA_ENERGY;
1176 hw->phy->supported.tx_powers = adf7242_powers;
1177 hw->phy->supported.tx_powers_size = ARRAY_SIZE(adf7242_powers);
1179 hw->phy->supported.min_minbe = 0;
1180 hw->phy->supported.max_minbe = 8;
1182 hw->phy->supported.min_maxbe = 3;
1183 hw->phy->supported.max_maxbe = 8;
1185 hw->phy->supported.min_frame_retries = 0;
1186 hw->phy->supported.max_frame_retries = 15;
1188 hw->phy->supported.min_csma_backoffs = 0;
1189 hw->phy->supported.max_csma_backoffs = 5;
1191 ieee802154_random_extended_addr(&hw->phy->perm_extended_addr);
1193 mutex_init(&lp->bmux);
1194 init_completion(&lp->tx_complete);
1196 /* Setup Status Message */
1197 lp->stat_xfer.len = 1;
1198 lp->stat_xfer.tx_buf = &lp->buf_stat_tx;
1199 lp->stat_xfer.rx_buf = &lp->buf_stat_rx;
1200 lp->buf_stat_tx = CMD_SPI_NOP;
1202 spi_message_init(&lp->stat_msg);
1203 spi_message_add_tail(&lp->stat_xfer, &lp->stat_msg);
1205 spi_set_drvdata(spi, lp);
1207 ret = adf7242_hw_init(lp);
1211 irq_type = irq_get_trigger_type(spi->irq);
1213 irq_type = IRQF_TRIGGER_HIGH;
1215 ret = devm_request_threaded_irq(&spi->dev, spi->irq, NULL, adf7242_isr,
1216 irq_type | IRQF_ONESHOT,
1217 dev_name(&spi->dev), lp);
1221 disable_irq(spi->irq);
1223 ret = ieee802154_register_hw(lp->hw);
1227 dev_set_drvdata(&spi->dev, lp);
1229 adf7242_debugfs_init(lp);
1231 dev_info(&spi->dev, "mac802154 IRQ-%d registered\n", spi->irq);
1236 mutex_destroy(&lp->bmux);
1237 ieee802154_free_hw(lp->hw);
1242 static int adf7242_remove(struct spi_device *spi)
1244 struct adf7242_local *lp = spi_get_drvdata(spi);
1246 if (!IS_ERR_OR_NULL(lp->debugfs_root))
1247 debugfs_remove_recursive(lp->debugfs_root);
1249 ieee802154_unregister_hw(lp->hw);
1250 mutex_destroy(&lp->bmux);
1251 ieee802154_free_hw(lp->hw);
1256 static const struct of_device_id adf7242_of_match[] = {
1257 { .compatible = "adi,adf7242", },
1260 MODULE_DEVICE_TABLE(of, adf7242_of_match);
1262 static const struct spi_device_id adf7242_device_id[] = {
1263 { .name = "adf7242", },
1266 MODULE_DEVICE_TABLE(spi, adf7242_device_id);
1268 static struct spi_driver adf7242_driver = {
1269 .id_table = adf7242_device_id,
1271 .of_match_table = of_match_ptr(adf7242_of_match),
1273 .owner = THIS_MODULE,
1275 .probe = adf7242_probe,
1276 .remove = adf7242_remove,
1279 module_spi_driver(adf7242_driver);
1281 MODULE_AUTHOR("Michael Hennerich <michael.hennerich@analog.com>");
1282 MODULE_DESCRIPTION("ADF7242 IEEE802.15.4 Transceiver Driver");
1283 MODULE_LICENSE("GPL");