1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Marvell 88E6xxx System Management Interface (SMI) support
5 * Copyright (c) 2008 Marvell Semiconductor
7 * Copyright (c) 2019 Vivien Didelot <vivien.didelot@gmail.com>
13 /* The switch ADDR[4:1] configuration pins define the chip SMI device address
14 * (ADDR[0] is always zero, thus only even SMI addresses can be strapped).
16 * When ADDR is all zero, the chip uses Single-chip Addressing Mode, assuming it
17 * is the only device connected to the SMI master. In this mode it responds to
18 * all 32 possible SMI addresses, and thus maps directly the internal devices.
20 * When ADDR is non-zero, the chip uses Multi-chip Addressing Mode, allowing
21 * multiple devices to share the SMI interface. In this mode it responds to only
22 * 2 registers, used to indirectly access the internal SMI devices.
24 * Some chips use a different scheme: Only the ADDR4 pin is used for
25 * configuration, and the device responds to 16 of the 32 SMI
26 * addresses, allowing two to coexist on the same SMI interface.
29 static int mv88e6xxx_smi_direct_read(struct mv88e6xxx_chip *chip,
30 int dev, int reg, u16 *data)
34 ret = mdiobus_read_nested(chip->bus, dev, reg);
43 static int mv88e6xxx_smi_direct_write(struct mv88e6xxx_chip *chip,
44 int dev, int reg, u16 data)
48 ret = mdiobus_write_nested(chip->bus, dev, reg, data);
55 static int mv88e6xxx_smi_direct_wait(struct mv88e6xxx_chip *chip,
56 int dev, int reg, int bit, int val)
62 for (i = 0; i < 16; i++) {
63 err = mv88e6xxx_smi_direct_read(chip, dev, reg, &data);
67 if (!!(data & BIT(bit)) == !!val)
70 usleep_range(1000, 2000);
76 static const struct mv88e6xxx_bus_ops mv88e6xxx_smi_direct_ops = {
77 .read = mv88e6xxx_smi_direct_read,
78 .write = mv88e6xxx_smi_direct_write,
81 static int mv88e6xxx_smi_dual_direct_read(struct mv88e6xxx_chip *chip,
82 int dev, int reg, u16 *data)
84 return mv88e6xxx_smi_direct_read(chip, chip->sw_addr + dev, reg, data);
87 static int mv88e6xxx_smi_dual_direct_write(struct mv88e6xxx_chip *chip,
88 int dev, int reg, u16 data)
90 return mv88e6xxx_smi_direct_write(chip, chip->sw_addr + dev, reg, data);
93 static const struct mv88e6xxx_bus_ops mv88e6xxx_smi_dual_direct_ops = {
94 .read = mv88e6xxx_smi_dual_direct_read,
95 .write = mv88e6xxx_smi_dual_direct_write,
98 /* Offset 0x00: SMI Command Register
99 * Offset 0x01: SMI Data Register
102 static int mv88e6xxx_smi_indirect_read(struct mv88e6xxx_chip *chip,
103 int dev, int reg, u16 *data)
107 err = mv88e6xxx_smi_direct_wait(chip, chip->sw_addr,
108 MV88E6XXX_SMI_CMD, 15, 0);
112 err = mv88e6xxx_smi_direct_write(chip, chip->sw_addr,
114 MV88E6XXX_SMI_CMD_BUSY |
115 MV88E6XXX_SMI_CMD_MODE_22 |
116 MV88E6XXX_SMI_CMD_OP_22_READ |
121 err = mv88e6xxx_smi_direct_wait(chip, chip->sw_addr,
122 MV88E6XXX_SMI_CMD, 15, 0);
126 return mv88e6xxx_smi_direct_read(chip, chip->sw_addr,
127 MV88E6XXX_SMI_DATA, data);
130 static int mv88e6xxx_smi_indirect_write(struct mv88e6xxx_chip *chip,
131 int dev, int reg, u16 data)
135 err = mv88e6xxx_smi_direct_wait(chip, chip->sw_addr,
136 MV88E6XXX_SMI_CMD, 15, 0);
140 err = mv88e6xxx_smi_direct_write(chip, chip->sw_addr,
141 MV88E6XXX_SMI_DATA, data);
145 err = mv88e6xxx_smi_direct_write(chip, chip->sw_addr,
147 MV88E6XXX_SMI_CMD_BUSY |
148 MV88E6XXX_SMI_CMD_MODE_22 |
149 MV88E6XXX_SMI_CMD_OP_22_WRITE |
154 return mv88e6xxx_smi_direct_wait(chip, chip->sw_addr,
155 MV88E6XXX_SMI_CMD, 15, 0);
158 static const struct mv88e6xxx_bus_ops mv88e6xxx_smi_indirect_ops = {
159 .read = mv88e6xxx_smi_indirect_read,
160 .write = mv88e6xxx_smi_indirect_write,
163 int mv88e6xxx_smi_init(struct mv88e6xxx_chip *chip,
164 struct mii_bus *bus, int sw_addr)
166 if (chip->info->dual_chip)
167 chip->smi_ops = &mv88e6xxx_smi_dual_direct_ops;
168 else if (sw_addr == 0)
169 chip->smi_ops = &mv88e6xxx_smi_direct_ops;
170 else if (chip->info->multi_chip)
171 chip->smi_ops = &mv88e6xxx_smi_indirect_ops;
176 chip->sw_addr = sw_addr;