2 * Copyright (C) 2016 Texas Instruments
3 * Author: Tomi Valkeinen <tomi.valkeinen@ti.com>
5 * This program is free software; you can redistribute it and/or modify it
6 * under the terms of the GNU General Public License version 2 as published by
7 * the Free Software Foundation.
9 * This program is distributed in the hope that it will be useful, but WITHOUT
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
14 * You should have received a copy of the GNU General Public License along with
15 * this program. If not, see <http://www.gnu.org/licenses/>.
18 #ifndef __OMAP_DRM_DSS_H
19 #define __OMAP_DRM_DSS_H
21 #include <linux/list.h>
22 #include <linux/kobject.h>
23 #include <linux/device.h>
24 #include <linux/interrupt.h>
25 #include <video/videomode.h>
26 #include <linux/platform_data/omapdss.h>
27 #include <uapi/drm/drm_mode.h>
28 #include <drm/drm_crtc.h>
30 #define DISPC_IRQ_FRAMEDONE (1 << 0)
31 #define DISPC_IRQ_VSYNC (1 << 1)
32 #define DISPC_IRQ_EVSYNC_EVEN (1 << 2)
33 #define DISPC_IRQ_EVSYNC_ODD (1 << 3)
34 #define DISPC_IRQ_ACBIAS_COUNT_STAT (1 << 4)
35 #define DISPC_IRQ_PROG_LINE_NUM (1 << 5)
36 #define DISPC_IRQ_GFX_FIFO_UNDERFLOW (1 << 6)
37 #define DISPC_IRQ_GFX_END_WIN (1 << 7)
38 #define DISPC_IRQ_PAL_GAMMA_MASK (1 << 8)
39 #define DISPC_IRQ_OCP_ERR (1 << 9)
40 #define DISPC_IRQ_VID1_FIFO_UNDERFLOW (1 << 10)
41 #define DISPC_IRQ_VID1_END_WIN (1 << 11)
42 #define DISPC_IRQ_VID2_FIFO_UNDERFLOW (1 << 12)
43 #define DISPC_IRQ_VID2_END_WIN (1 << 13)
44 #define DISPC_IRQ_SYNC_LOST (1 << 14)
45 #define DISPC_IRQ_SYNC_LOST_DIGIT (1 << 15)
46 #define DISPC_IRQ_WAKEUP (1 << 16)
47 #define DISPC_IRQ_SYNC_LOST2 (1 << 17)
48 #define DISPC_IRQ_VSYNC2 (1 << 18)
49 #define DISPC_IRQ_VID3_END_WIN (1 << 19)
50 #define DISPC_IRQ_VID3_FIFO_UNDERFLOW (1 << 20)
51 #define DISPC_IRQ_ACBIAS_COUNT_STAT2 (1 << 21)
52 #define DISPC_IRQ_FRAMEDONE2 (1 << 22)
53 #define DISPC_IRQ_FRAMEDONEWB (1 << 23)
54 #define DISPC_IRQ_FRAMEDONETV (1 << 24)
55 #define DISPC_IRQ_WBBUFFEROVERFLOW (1 << 25)
56 #define DISPC_IRQ_WBUNCOMPLETEERROR (1 << 26)
57 #define DISPC_IRQ_SYNC_LOST3 (1 << 27)
58 #define DISPC_IRQ_VSYNC3 (1 << 28)
59 #define DISPC_IRQ_ACBIAS_COUNT_STAT3 (1 << 29)
60 #define DISPC_IRQ_FRAMEDONE3 (1 << 30)
62 struct omap_dss_device;
63 struct dss_lcd_mgr_config;
64 struct snd_aes_iec958;
65 struct snd_cea_861_aud_if;
66 struct hdmi_avi_infoframe;
68 enum omap_display_type {
69 OMAP_DISPLAY_TYPE_NONE = 0,
70 OMAP_DISPLAY_TYPE_DPI = 1 << 0,
71 OMAP_DISPLAY_TYPE_DBI = 1 << 1,
72 OMAP_DISPLAY_TYPE_SDI = 1 << 2,
73 OMAP_DISPLAY_TYPE_DSI = 1 << 3,
74 OMAP_DISPLAY_TYPE_VENC = 1 << 4,
75 OMAP_DISPLAY_TYPE_HDMI = 1 << 5,
76 OMAP_DISPLAY_TYPE_DVI = 1 << 6,
88 OMAP_DSS_CHANNEL_LCD = 0,
89 OMAP_DSS_CHANNEL_DIGIT = 1,
90 OMAP_DSS_CHANNEL_LCD2 = 2,
91 OMAP_DSS_CHANNEL_LCD3 = 3,
92 OMAP_DSS_CHANNEL_WB = 4,
95 enum omap_color_mode {
99 enum omap_dss_load_mode {
100 OMAP_DSS_LOAD_CLUT_AND_FRAME = 0,
101 OMAP_DSS_LOAD_CLUT_ONLY = 1,
102 OMAP_DSS_LOAD_FRAME_ONLY = 2,
103 OMAP_DSS_LOAD_CLUT_ONCE_FRAME = 3,
106 enum omap_dss_trans_key_type {
107 OMAP_DSS_COLOR_KEY_GFX_DST = 0,
108 OMAP_DSS_COLOR_KEY_VID_SRC = 1,
111 enum omap_dss_signal_level {
112 OMAPDSS_SIG_ACTIVE_LOW,
113 OMAPDSS_SIG_ACTIVE_HIGH,
116 enum omap_dss_signal_edge {
117 OMAPDSS_DRIVE_SIG_FALLING_EDGE,
118 OMAPDSS_DRIVE_SIG_RISING_EDGE,
121 enum omap_dss_venc_type {
122 OMAP_DSS_VENC_TYPE_COMPOSITE,
123 OMAP_DSS_VENC_TYPE_SVIDEO,
126 enum omap_dss_dsi_pixel_format {
127 OMAP_DSS_DSI_FMT_RGB888,
128 OMAP_DSS_DSI_FMT_RGB666,
129 OMAP_DSS_DSI_FMT_RGB666_PACKED,
130 OMAP_DSS_DSI_FMT_RGB565,
133 enum omap_dss_dsi_mode {
134 OMAP_DSS_DSI_CMD_MODE = 0,
135 OMAP_DSS_DSI_VIDEO_MODE,
138 enum omap_display_caps {
139 OMAP_DSS_DISPLAY_CAP_MANUAL_UPDATE = 1 << 0,
140 OMAP_DSS_DISPLAY_CAP_TEAR_ELIM = 1 << 1,
143 enum omap_dss_display_state {
144 OMAP_DSS_DISPLAY_DISABLED = 0,
145 OMAP_DSS_DISPLAY_ACTIVE,
148 enum omap_dss_rotation_type {
149 OMAP_DSS_ROT_NONE = 0,
150 OMAP_DSS_ROT_TILER = 1 << 0,
153 enum omap_overlay_caps {
154 OMAP_DSS_OVL_CAP_SCALE = 1 << 0,
155 OMAP_DSS_OVL_CAP_GLOBAL_ALPHA = 1 << 1,
156 OMAP_DSS_OVL_CAP_PRE_MULT_ALPHA = 1 << 2,
157 OMAP_DSS_OVL_CAP_ZORDER = 1 << 3,
158 OMAP_DSS_OVL_CAP_POS = 1 << 4,
159 OMAP_DSS_OVL_CAP_REPLICATION = 1 << 5,
162 enum omap_dss_clk_source {
163 OMAP_DSS_CLK_SRC_FCK = 0, /* OMAP2/3: DSS1_ALWON_FCLK
165 OMAP_DSS_CLK_SRC_DSI_PLL_HSDIV_DISPC, /* OMAP3: DSI1_PLL_FCLK
166 * OMAP4: PLL1_CLK1 */
167 OMAP_DSS_CLK_SRC_DSI_PLL_HSDIV_DSI, /* OMAP3: DSI2_PLL_FCLK
168 * OMAP4: PLL1_CLK2 */
169 OMAP_DSS_CLK_SRC_DSI2_PLL_HSDIV_DISPC, /* OMAP4: PLL2_CLK1 */
170 OMAP_DSS_CLK_SRC_DSI2_PLL_HSDIV_DSI, /* OMAP4: PLL2_CLK2 */
173 enum omap_hdmi_flags {
174 OMAP_HDMI_SDA_SCL_EXTERNAL_PULLUP = 1 << 0,
177 enum omap_dss_output_id {
178 OMAP_DSS_OUTPUT_DPI = 1 << 0,
179 OMAP_DSS_OUTPUT_DBI = 1 << 1,
180 OMAP_DSS_OUTPUT_SDI = 1 << 2,
181 OMAP_DSS_OUTPUT_DSI1 = 1 << 3,
182 OMAP_DSS_OUTPUT_DSI2 = 1 << 4,
183 OMAP_DSS_OUTPUT_VENC = 1 << 5,
184 OMAP_DSS_OUTPUT_HDMI = 1 << 6,
189 enum omap_dss_dsi_trans_mode {
190 /* Sync Pulses: both sync start and end packets sent */
191 OMAP_DSS_DSI_PULSE_MODE,
192 /* Sync Events: only sync start packets sent */
193 OMAP_DSS_DSI_EVENT_MODE,
194 /* Burst: only sync start packets sent, pixels are time compressed */
195 OMAP_DSS_DSI_BURST_MODE,
198 struct omap_dss_dsi_videomode_timings {
209 /* DSI video mode blanking data */
210 /* Unit: byte clock cycles */
216 /* Unit: line clocks */
221 /* DSI blanking modes */
223 int hsa_blanking_mode;
224 int hbp_blanking_mode;
225 int hfp_blanking_mode;
227 enum omap_dss_dsi_trans_mode trans_mode;
229 bool ddr_clk_always_on;
233 struct omap_dss_dsi_config {
234 enum omap_dss_dsi_mode mode;
235 enum omap_dss_dsi_pixel_format pixel_format;
236 const struct videomode *vm;
238 unsigned long hs_clk_min, hs_clk_max;
239 unsigned long lp_clk_min, lp_clk_max;
241 bool ddr_clk_always_on;
242 enum omap_dss_dsi_trans_mode trans_mode;
245 struct omap_dss_cpr_coefs {
251 struct omap_overlay_info {
253 dma_addr_t p_uv_addr; /* for NV12 format */
259 enum omap_dss_rotation_type rotation_type;
263 u16 out_width; /* if 0, out_width == width */
264 u16 out_height; /* if 0, out_height == height */
270 struct omap_overlay_manager_info {
273 enum omap_dss_trans_key_type trans_key_type;
277 bool partial_alpha_enabled;
280 struct omap_dss_cpr_coefs cpr_coefs;
283 /* 22 pins means 1 clk lane and 10 data lanes */
284 #define OMAP_DSS_MAX_DSI_PINS 22
286 struct omap_dsi_pin_config {
289 * pin numbers in the following order:
295 int pins[OMAP_DSS_MAX_DSI_PINS];
298 struct omap_dss_writeback_info {
306 enum omap_dss_rotation_type rotation_type;
310 struct omapdss_dpi_ops {
311 int (*connect)(struct omap_dss_device *dssdev,
312 struct omap_dss_device *dst);
313 void (*disconnect)(struct omap_dss_device *dssdev,
314 struct omap_dss_device *dst);
316 int (*enable)(struct omap_dss_device *dssdev);
317 void (*disable)(struct omap_dss_device *dssdev);
319 int (*check_timings)(struct omap_dss_device *dssdev,
320 struct videomode *vm);
321 void (*set_timings)(struct omap_dss_device *dssdev,
322 struct videomode *vm);
323 void (*get_timings)(struct omap_dss_device *dssdev,
324 struct videomode *vm);
327 struct omapdss_sdi_ops {
328 int (*connect)(struct omap_dss_device *dssdev,
329 struct omap_dss_device *dst);
330 void (*disconnect)(struct omap_dss_device *dssdev,
331 struct omap_dss_device *dst);
333 int (*enable)(struct omap_dss_device *dssdev);
334 void (*disable)(struct omap_dss_device *dssdev);
336 int (*check_timings)(struct omap_dss_device *dssdev,
337 struct videomode *vm);
338 void (*set_timings)(struct omap_dss_device *dssdev,
339 struct videomode *vm);
340 void (*get_timings)(struct omap_dss_device *dssdev,
341 struct videomode *vm);
344 struct omapdss_dvi_ops {
345 int (*connect)(struct omap_dss_device *dssdev,
346 struct omap_dss_device *dst);
347 void (*disconnect)(struct omap_dss_device *dssdev,
348 struct omap_dss_device *dst);
350 int (*enable)(struct omap_dss_device *dssdev);
351 void (*disable)(struct omap_dss_device *dssdev);
353 int (*check_timings)(struct omap_dss_device *dssdev,
354 struct videomode *vm);
355 void (*set_timings)(struct omap_dss_device *dssdev,
356 struct videomode *vm);
357 void (*get_timings)(struct omap_dss_device *dssdev,
358 struct videomode *vm);
361 struct omapdss_atv_ops {
362 int (*connect)(struct omap_dss_device *dssdev,
363 struct omap_dss_device *dst);
364 void (*disconnect)(struct omap_dss_device *dssdev,
365 struct omap_dss_device *dst);
367 int (*enable)(struct omap_dss_device *dssdev);
368 void (*disable)(struct omap_dss_device *dssdev);
370 int (*check_timings)(struct omap_dss_device *dssdev,
371 struct videomode *vm);
372 void (*set_timings)(struct omap_dss_device *dssdev,
373 struct videomode *vm);
374 void (*get_timings)(struct omap_dss_device *dssdev,
375 struct videomode *vm);
377 int (*set_wss)(struct omap_dss_device *dssdev, u32 wss);
378 u32 (*get_wss)(struct omap_dss_device *dssdev);
381 struct omapdss_hdmi_ops {
382 int (*connect)(struct omap_dss_device *dssdev,
383 struct omap_dss_device *dst);
384 void (*disconnect)(struct omap_dss_device *dssdev,
385 struct omap_dss_device *dst);
387 int (*enable)(struct omap_dss_device *dssdev);
388 void (*disable)(struct omap_dss_device *dssdev);
390 int (*check_timings)(struct omap_dss_device *dssdev,
391 struct videomode *vm);
392 void (*set_timings)(struct omap_dss_device *dssdev,
393 struct videomode *vm);
394 void (*get_timings)(struct omap_dss_device *dssdev,
395 struct videomode *vm);
397 int (*read_edid)(struct omap_dss_device *dssdev, u8 *buf, int len);
398 bool (*detect)(struct omap_dss_device *dssdev);
400 int (*register_hpd_cb)(struct omap_dss_device *dssdev,
401 void (*cb)(void *cb_data,
402 enum drm_connector_status status),
404 void (*unregister_hpd_cb)(struct omap_dss_device *dssdev);
405 void (*enable_hpd)(struct omap_dss_device *dssdev);
406 void (*disable_hpd)(struct omap_dss_device *dssdev);
408 int (*set_hdmi_mode)(struct omap_dss_device *dssdev, bool hdmi_mode);
409 int (*set_infoframe)(struct omap_dss_device *dssdev,
410 const struct hdmi_avi_infoframe *avi);
413 struct omapdss_dsi_ops {
414 int (*connect)(struct omap_dss_device *dssdev,
415 struct omap_dss_device *dst);
416 void (*disconnect)(struct omap_dss_device *dssdev,
417 struct omap_dss_device *dst);
419 int (*enable)(struct omap_dss_device *dssdev);
420 void (*disable)(struct omap_dss_device *dssdev, bool disconnect_lanes,
423 /* bus configuration */
424 int (*set_config)(struct omap_dss_device *dssdev,
425 const struct omap_dss_dsi_config *cfg);
426 int (*configure_pins)(struct omap_dss_device *dssdev,
427 const struct omap_dsi_pin_config *pin_cfg);
429 void (*enable_hs)(struct omap_dss_device *dssdev, int channel,
431 int (*enable_te)(struct omap_dss_device *dssdev, bool enable);
433 int (*update)(struct omap_dss_device *dssdev, int channel,
434 void (*callback)(int, void *), void *data);
436 void (*bus_lock)(struct omap_dss_device *dssdev);
437 void (*bus_unlock)(struct omap_dss_device *dssdev);
439 int (*enable_video_output)(struct omap_dss_device *dssdev, int channel);
440 void (*disable_video_output)(struct omap_dss_device *dssdev,
443 int (*request_vc)(struct omap_dss_device *dssdev, int *channel);
444 int (*set_vc_id)(struct omap_dss_device *dssdev, int channel,
446 void (*release_vc)(struct omap_dss_device *dssdev, int channel);
449 int (*dcs_write)(struct omap_dss_device *dssdev, int channel,
451 int (*dcs_write_nosync)(struct omap_dss_device *dssdev, int channel,
453 int (*dcs_read)(struct omap_dss_device *dssdev, int channel, u8 dcs_cmd,
456 int (*gen_write)(struct omap_dss_device *dssdev, int channel,
458 int (*gen_write_nosync)(struct omap_dss_device *dssdev, int channel,
460 int (*gen_read)(struct omap_dss_device *dssdev, int channel,
461 u8 *reqdata, int reqlen,
464 int (*bta_sync)(struct omap_dss_device *dssdev, int channel);
466 int (*set_max_rx_packet_size)(struct omap_dss_device *dssdev,
467 int channel, u16 plen);
470 struct omap_dss_device {
474 struct module *owner;
476 struct list_head panel_list;
478 /* alias in the form of "display%d" */
481 enum omap_display_type type;
482 enum omap_display_type output_type;
487 enum omap_dss_dsi_pixel_format dsi_pix_fmt;
488 enum omap_dss_dsi_mode dsi_mode;
493 struct omap_dss_driver *driver;
496 const struct omapdss_dpi_ops *dpi;
497 const struct omapdss_sdi_ops *sdi;
498 const struct omapdss_dvi_ops *dvi;
499 const struct omapdss_hdmi_ops *hdmi;
500 const struct omapdss_atv_ops *atv;
501 const struct omapdss_dsi_ops *dsi;
504 /* helper variable for driver suspend/resume */
505 bool activate_after_resume;
507 enum omap_display_caps caps;
509 struct omap_dss_device *src;
511 enum omap_dss_display_state state;
513 /* OMAP DSS output specific fields */
515 struct list_head list;
517 /* DISPC channel for this output */
518 enum omap_channel dispc_channel;
519 bool dispc_channel_connected;
521 /* output instance */
522 enum omap_dss_output_id id;
524 /* the port number in the DT node */
528 struct omap_dss_device *dst;
531 struct omap_dss_driver {
532 int (*probe)(struct omap_dss_device *);
533 void (*remove)(struct omap_dss_device *);
535 int (*connect)(struct omap_dss_device *dssdev);
536 void (*disconnect)(struct omap_dss_device *dssdev);
538 int (*enable)(struct omap_dss_device *display);
539 void (*disable)(struct omap_dss_device *display);
540 int (*run_test)(struct omap_dss_device *display, int test);
542 int (*update)(struct omap_dss_device *dssdev,
543 u16 x, u16 y, u16 w, u16 h);
544 int (*sync)(struct omap_dss_device *dssdev);
546 int (*enable_te)(struct omap_dss_device *dssdev, bool enable);
547 int (*get_te)(struct omap_dss_device *dssdev);
549 u8 (*get_rotate)(struct omap_dss_device *dssdev);
550 int (*set_rotate)(struct omap_dss_device *dssdev, u8 rotate);
552 bool (*get_mirror)(struct omap_dss_device *dssdev);
553 int (*set_mirror)(struct omap_dss_device *dssdev, bool enable);
555 int (*memory_read)(struct omap_dss_device *dssdev,
556 void *buf, size_t size,
557 u16 x, u16 y, u16 w, u16 h);
559 int (*check_timings)(struct omap_dss_device *dssdev,
560 struct videomode *vm);
561 void (*set_timings)(struct omap_dss_device *dssdev,
562 struct videomode *vm);
563 void (*get_timings)(struct omap_dss_device *dssdev,
564 struct videomode *vm);
566 int (*set_wss)(struct omap_dss_device *dssdev, u32 wss);
567 u32 (*get_wss)(struct omap_dss_device *dssdev);
569 int (*read_edid)(struct omap_dss_device *dssdev, u8 *buf, int len);
570 bool (*detect)(struct omap_dss_device *dssdev);
572 int (*register_hpd_cb)(struct omap_dss_device *dssdev,
573 void (*cb)(void *cb_data,
574 enum drm_connector_status status),
576 void (*unregister_hpd_cb)(struct omap_dss_device *dssdev);
577 void (*enable_hpd)(struct omap_dss_device *dssdev);
578 void (*disable_hpd)(struct omap_dss_device *dssdev);
580 int (*set_hdmi_mode)(struct omap_dss_device *dssdev, bool hdmi_mode);
581 int (*set_hdmi_infoframe)(struct omap_dss_device *dssdev,
582 const struct hdmi_avi_infoframe *avi);
585 bool omapdss_is_initialized(void);
587 int omap_dss_register_driver(struct omap_dss_driver *);
588 void omap_dss_unregister_driver(struct omap_dss_driver *);
590 int omapdss_register_display(struct omap_dss_device *dssdev);
591 void omapdss_unregister_display(struct omap_dss_device *dssdev);
593 struct omap_dss_device *omap_dss_get_device(struct omap_dss_device *dssdev);
594 void omap_dss_put_device(struct omap_dss_device *dssdev);
595 #define for_each_dss_dev(d) while ((d = omap_dss_get_next_device(d)) != NULL)
596 struct omap_dss_device *omap_dss_get_next_device(struct omap_dss_device *from);
597 struct omap_dss_device *omap_dss_find_device(void *data,
598 int (*match)(struct omap_dss_device *dssdev, void *data));
601 int omap_dss_get_num_overlay_managers(void);
603 int omap_dss_get_num_overlays(void);
605 int omapdss_register_output(struct omap_dss_device *output);
606 void omapdss_unregister_output(struct omap_dss_device *output);
607 struct omap_dss_device *omap_dss_get_output(enum omap_dss_output_id id);
608 struct omap_dss_device *omap_dss_find_output_by_port_node(struct device_node *port);
609 int omapdss_output_set_device(struct omap_dss_device *out,
610 struct omap_dss_device *dssdev);
611 int omapdss_output_unset_device(struct omap_dss_device *out);
613 struct omap_dss_device *omapdss_find_output_from_display(struct omap_dss_device *dssdev);
615 void omapdss_default_get_timings(struct omap_dss_device *dssdev,
616 struct videomode *vm);
618 typedef void (*omap_dispc_isr_t) (void *arg, u32 mask);
619 int omap_dispc_register_isr(omap_dispc_isr_t isr, void *arg, u32 mask);
620 int omap_dispc_unregister_isr(omap_dispc_isr_t isr, void *arg, u32 mask);
622 int omapdss_compat_init(void);
623 void omapdss_compat_uninit(void);
625 static inline bool omapdss_device_is_connected(struct omap_dss_device *dssdev)
630 static inline bool omapdss_device_is_enabled(struct omap_dss_device *dssdev)
632 return dssdev->state == OMAP_DSS_DISPLAY_ACTIVE;
635 struct omap_dss_device *
636 omapdss_of_find_source_for_first_ep(struct device_node *node);
638 void omapdss_set_is_initialized(bool set);
640 struct device_node *dss_of_port_get_parent_device(struct device_node *port);
641 u32 dss_of_port_get_port_number(struct device_node *port);
644 int (*connect)(enum omap_channel channel,
645 struct omap_dss_device *dst);
646 void (*disconnect)(enum omap_channel channel,
647 struct omap_dss_device *dst);
649 void (*start_update)(enum omap_channel channel);
650 int (*enable)(enum omap_channel channel);
651 void (*disable)(enum omap_channel channel);
652 void (*set_timings)(enum omap_channel channel,
653 const struct videomode *vm);
654 void (*set_lcd_config)(enum omap_channel channel,
655 const struct dss_lcd_mgr_config *config);
656 int (*register_framedone_handler)(enum omap_channel channel,
657 void (*handler)(void *), void *data);
658 void (*unregister_framedone_handler)(enum omap_channel channel,
659 void (*handler)(void *), void *data);
662 int dss_install_mgr_ops(const struct dss_mgr_ops *mgr_ops);
663 void dss_uninstall_mgr_ops(void);
665 int dss_mgr_connect(enum omap_channel channel,
666 struct omap_dss_device *dst);
667 void dss_mgr_disconnect(enum omap_channel channel,
668 struct omap_dss_device *dst);
669 void dss_mgr_set_timings(enum omap_channel channel,
670 const struct videomode *vm);
671 void dss_mgr_set_lcd_config(enum omap_channel channel,
672 const struct dss_lcd_mgr_config *config);
673 int dss_mgr_enable(enum omap_channel channel);
674 void dss_mgr_disable(enum omap_channel channel);
675 void dss_mgr_start_update(enum omap_channel channel);
676 int dss_mgr_register_framedone_handler(enum omap_channel channel,
677 void (*handler)(void *), void *data);
678 void dss_mgr_unregister_framedone_handler(enum omap_channel channel,
679 void (*handler)(void *), void *data);
684 u32 (*read_irqstatus)(void);
685 void (*clear_irqstatus)(u32 mask);
686 void (*write_irqenable)(u32 mask);
688 int (*request_irq)(irq_handler_t handler, void *dev_id);
689 void (*free_irq)(void *dev_id);
691 int (*runtime_get)(void);
692 void (*runtime_put)(void);
694 int (*get_num_ovls)(void);
695 int (*get_num_mgrs)(void);
697 void (*mgr_enable)(enum omap_channel channel, bool enable);
698 bool (*mgr_is_enabled)(enum omap_channel channel);
699 u32 (*mgr_get_vsync_irq)(enum omap_channel channel);
700 u32 (*mgr_get_framedone_irq)(enum omap_channel channel);
701 u32 (*mgr_get_sync_lost_irq)(enum omap_channel channel);
702 bool (*mgr_go_busy)(enum omap_channel channel);
703 void (*mgr_go)(enum omap_channel channel);
704 void (*mgr_set_lcd_config)(enum omap_channel channel,
705 const struct dss_lcd_mgr_config *config);
706 void (*mgr_set_timings)(enum omap_channel channel,
707 const struct videomode *vm);
708 void (*mgr_setup)(enum omap_channel channel,
709 const struct omap_overlay_manager_info *info);
710 enum omap_dss_output_id (*mgr_get_supported_outputs)(enum omap_channel channel);
711 u32 (*mgr_gamma_size)(enum omap_channel channel);
712 void (*mgr_set_gamma)(enum omap_channel channel,
713 const struct drm_color_lut *lut,
714 unsigned int length);
716 int (*ovl_enable)(enum omap_plane_id plane, bool enable);
717 int (*ovl_setup)(enum omap_plane_id plane,
718 const struct omap_overlay_info *oi,
719 const struct videomode *vm, bool mem_to_mem,
720 enum omap_channel channel);
722 const u32 *(*ovl_get_color_modes)(enum omap_plane_id plane);
725 void dispc_set_ops(const struct dispc_ops *o);
726 const struct dispc_ops *dispc_get_ops(void);
728 bool omapdss_component_is_display(struct device_node *node);
729 bool omapdss_component_is_output(struct device_node *node);
731 bool omapdss_stack_is_ready(void);
732 void omapdss_gather_components(struct device *dev);
734 #endif /* __OMAP_DRM_DSS_H */