1 /* SPDX-License-Identifier: (BSD-3-Clause OR GPL-2.0-only) */
2 /* Copyright(c) 2014 - 2020 Intel Corporation */
3 #ifndef __ICP_QAT_FW_LOADER_HANDLE_H__
4 #define __ICP_QAT_FW_LOADER_HANDLE_H__
5 #include "icp_qat_uclo.h"
7 struct icp_qat_fw_loader_ae_data {
9 unsigned int ustore_size;
10 unsigned int free_addr;
11 unsigned int free_size;
12 unsigned int live_ctx_mask;
15 struct icp_qat_fw_loader_hal_handle {
16 struct icp_qat_fw_loader_ae_data aes[ICP_QAT_UCLO_MAX_AE];
18 unsigned int admin_ae_mask;
19 unsigned int slice_mask;
20 unsigned int revision_id;
21 unsigned int ae_max_num;
22 unsigned int upc_mask;
23 unsigned int max_ustore;
26 struct icp_qat_fw_loader_chip_info {
33 u32 glb_clk_enable_csr;
38 bool tgroup_share_ustore;
43 u32 fcu_loaded_ae_csr;
47 struct icp_qat_fw_loader_handle {
48 struct icp_qat_fw_loader_hal_handle *hal_handle;
49 struct icp_qat_fw_loader_chip_info *chip_info;
50 struct pci_dev *pci_dev;
54 unsigned int cfg_ae_mask;
55 void __iomem *hal_sram_addr_v;
56 void __iomem *hal_cap_g_ctl_csr_addr_v;
57 void __iomem *hal_cap_ae_xfer_csr_addr_v;
58 void __iomem *hal_cap_ae_local_csr_addr_v;
59 void __iomem *hal_ep_csr_addr_v;
62 struct icp_firml_dram_desc {
63 void __iomem *dram_base_addr;
64 void *dram_base_addr_v;
65 dma_addr_t dram_bus_addr;