bindings/pinctrl/nvidia,tegra114-pinmux.yaml

   1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
   2 %YAML 1.2
   3 ---
   4 $id: http://devicetree.org/schemas/pinctrl/nvidia,tegra114-pinmux.yaml#
   5 $schema: http://devicetree.org/meta-schemas/core.yaml#
   6
   7 title: NVIDIA Tegra114 pinmux Controller
   8
   9 maintainers:
  10   - Thierry Reding <thierry.reding@gmail.com>
  11   - Jon Hunter <jonathanh@nvidia.com>
  12
  13 properties:
  14   compatible:
  15     const: nvidia,tegra114-pinmux
  16
  17   reg:
  18     items:
  19       - description: pad control registers
  20       - description: mux registers
  21
  22 patternProperties:
  23   "^pinmux(-[a-z0-9-_]+)?$":
  24     type: object
  25
  26     # pin groups
  27     additionalProperties:
  28       $ref: nvidia,tegra-pinmux-common.yaml
  29       additionalProperties: false
  30       properties:
  31         nvidia,pins:
  32           items:
  33             enum: [ ulpi_data0_po1, ulpi_data1_po2, ulpi_data2_po3,
  34                     ulpi_data3_po4, ulpi_data4_po5, ulpi_data5_po6,
  35                     ulpi_data6_po7, ulpi_data7_po0, ulpi_clk_py0, ulpi_dir_py1,
  36                     ulpi_nxt_py2, ulpi_stp_py3, dap3_fs_pp0, dap3_din_pp1,
  37                     dap3_dout_pp2, dap3_sclk_pp3, pv0, pv1, sdmmc1_clk_pz0,
  38                     sdmmc1_cmd_pz1, sdmmc1_dat3_py4, sdmmc1_dat2_py5,
  39                     sdmmc1_dat1_py6, sdmmc1_dat0_py7, clk2_out_pw5,
  40                     clk2_req_pcc5, hdmi_int_pn7, ddc_scl_pv4, ddc_sda_pv5,
  41                     uart2_rxd_pc3, uart2_txd_pc2, uart2_rts_n_pj6,
  42                     uart2_cts_n_pj5, uart3_txd_pw6, uart3_rxd_pw7,
  43                     uart3_cts_n_pa1, uart3_rts_n_pc0, pu0, pu1, pu2, pu3, pu4,
  44                     pu5, pu6, gen1_i2c_sda_pc5, gen1_i2c_scl_pc4, dap4_fs_pp4,
  45                     dap4_din_pp5, dap4_dout_pp6, dap4_sclk_pp7, clk3_out_pee0,
  46                     clk3_req_pee1, gmi_wp_n_pc7, gmi_iordy_pi5, gmi_wait_pi7,
  47                     gmi_adv_n_pk0, gmi_clk_pk1, gmi_cs0_n_pj0, gmi_cs1_n_pj2,
  48                     gmi_cs2_n_pk3, gmi_cs3_n_pk4, gmi_cs4_n_pk2, gmi_cs6_n_pi3,
  49                     gmi_cs7_n_pi6, gmi_ad0_pg0, gmi_ad1_pg1, gmi_ad2_pg2,
  50                     gmi_ad3_pg3, gmi_ad4_pg4, gmi_ad5_pg5, gmi_ad6_pg6,
  51                     gmi_ad7_pg7, gmi_ad8_ph0, gmi_ad9_ph1, gmi_ad10_ph2,
  52                     gmi_ad11_ph3, gmi_ad12_ph4, gmi_ad13_ph5, gmi_ad14_ph6,
  53                     gmi_ad15_ph7, gmi_a16_pj7, gmi_a17_pb0, gmi_a18_pb1,
  54                     gmi_a19_pk7, gmi_wr_n_pi0, gmi_oe_n_pi1, gmi_dqs_p_pj3,
  55                     gmi_rst_n_pi4, gen2_i2c_scl_pt5, gen2_i2c_sda_pt6,
  56                     sdmmc4_clk_pcc4, sdmmc4_cmd_pt7, sdmmc4_dat0_paa0,
  57                     sdmmc4_dat1_paa1, sdmmc4_dat2_paa2, sdmmc4_dat3_paa3,
  58                     sdmmc4_dat4_paa4, sdmmc4_dat5_paa5, sdmmc4_dat6_paa6,
  59                     sdmmc4_dat7_paa7, cam_mclk_pcc0, pcc1, pbb0,
  60                     cam_i2c_scl_pbb1, cam_i2c_sda_pbb2, pbb3, pbb4, pbb5, pbb6,
  61                     pbb7, pcc2, pwr_i2c_scl_pz6, pwr_i2c_sda_pz7, kb_row0_pr0,
  62                     kb_row1_pr1, kb_row2_pr2, kb_row3_pr3, kb_row4_pr4,
  63                     kb_row5_pr5, kb_row6_pr6, kb_row7_pr7, kb_row8_ps0,
  64                     kb_row9_ps1, kb_row10_ps2, kb_col0_pq0, kb_col1_pq1,
  65                     kb_col2_pq2, kb_col3_pq3, kb_col4_pq4, kb_col5_pq5,
  66                     kb_col6_pq6, kb_col7_pq7, clk_32k_out_pa0, sys_clk_req_pz5,
  67                     core_pwr_req, cpu_pwr_req, pwr_int_n, owr, dap1_fs_pn0,
  68                     dap1_din_pn1, dap1_dout_pn2, dap1_sclk_pn3, clk1_req_pee2,
  69                     clk1_out_pw4, spdif_in_pk6, spdif_out_pk5, dap2_fs_pa2,
  70                     dap2_din_pa4, dap2_dout_pa5, dap2_sclk_pa3, dvfs_pwm_px0,
  71                     gpio_x1_aud_px1, gpio_x3_aud_px3, dvfs_clk_px2,
  72                     gpio_x4_aud_px4, gpio_x5_aud_px5, gpio_x6_aud_px6,
  73                     gpio_x7_aud_px7, sdmmc3_clk_pa6, sdmmc3_cmd_pa7,
  74                     sdmmc3_dat0_pb7, sdmmc3_dat1_pb6, sdmmc3_dat2_pb5,
  75                     sdmmc3_dat3_pb4, hdmi_cec_pee3, sdmmc1_wp_n_pv3,
  76                     sdmmc3_cd_n_pv2, gpio_w2_aud_pw2, gpio_w3_aud_pw3,
  77                     usb_vbus_en0_pn4, usb_vbus_en1_pn5, sdmmc3_clk_lb_in_pee5,
  78                     sdmmc3_clk_lb_out_pee4, reset_out_n,
  79                     # drive groups
  80                     drive_ao1, drive_ao2, drive_at1, drive_at2, drive_at3,
  81                     drive_at4, drive_at5, drive_cdev1, drive_cdev2, drive_dap1,
  82                     drive_dap2, drive_dap3, drive_dap4, drive_dbg, drive_sdio3,
  83                     drive_spi, drive_uaa, drive_uab, drive_uart2, drive_uart3,
  84                     drive_sdio1, drive_ddc, drive_gma, drive_gme, drive_gmf,
  85                     drive_gmg, drive_gmh, drive_owr, drive_uda ]
  86
  87         nvidia,function:
  88           enum: [ blink, cec, cldvfs, clk12, cpu, dap, dap1, dap2, dev3,
  89                   displaya, displaya_alt, displayb, dtv, emc_dll, extperiph1,
  90                   extperiph2, extperiph3, gmi, gmi_alt, hda, hsi, i2c1, i2c2,
  91                   i2c3, i2c4, i2cpwr, i2s0, i2s1, i2s2, i2s3, i2s4, irda, kbc,
  92                   nand, nand_alt, owr, pmi, pwm0, pwm1, pwm2, pwm3, pwron,
  93                   reset_out_n, rsvd1, rsvd2, rsvd3, rsvd4, sdmmc1, sdmmc2,
  94                   sdmmc3, sdmmc4, soc, spdif, spi1, spi2, spi3, spi4, spi5,
  95                   spi6, sysclk, trace, uarta, uartb, uartc, uartd, ulpi, usb,
  96                   vgp1, vgp2, vgp3, vgp4, vgp5, vgp6, vi, vi_alt1, vi_alt3 ]
  97
  98         nvidia,pull: true
  99         nvidia,tristate: true
 100         nvidia,schmitt: true
 101         nvidia,pull-down-strength: true
 102         nvidia,pull-up-strength: true
 103         nvidia,high-speed-mode: true
 104         nvidia,low-power-mode: true
 105         nvidia,enable-input: true
 106         nvidia,open-drain: true
 107         nvidia,lock: true
 108         nvidia,io-reset: true
 109         nvidia,rcv-sel: true
 110         nvidia,drive-type: true
 111         nvidia,slew-rate-rising: true
 112         nvidia,slew-rate-falling: true
 113
 114       required:
 115         - nvidia,pins
 116
 117 additionalProperties: false
 118
 119 required:
 120   - compatible
 121   - reg
 122
 123 examples:
 124   - |
 125     pinmux@70000868 {
 126         compatible = "nvidia,tegra114-pinmux";
 127         reg = <0x70000868 0x148>, /* Pad control registers */
 128               <0x70003000 0x40c>; /* PinMux registers */
 129
 130         pinmux {
 131             sdmmc4_clk_pcc4 {
 132                 nvidia,pins = "sdmmc4_clk_pcc4";
 133                 nvidia,function = "sdmmc4";
 134                 nvidia,pull = <0>;
 135                 nvidia,tristate = <0>;
 136             };
 137
 138             sdmmc4_dat0_paa0 {
 139                 nvidia,pins = "sdmmc4_dat0_paa0",
 140                               "sdmmc4_dat1_paa1",
 141                               "sdmmc4_dat2_paa2",
 142                               "sdmmc4_dat3_paa3",
 143                               "sdmmc4_dat4_paa4",
 144                               "sdmmc4_dat5_paa5",
 145                               "sdmmc4_dat6_paa6",
 146                               "sdmmc4_dat7_paa7";
 147                 nvidia,function = "sdmmc4";
 148                 nvidia,pull = <2>;
 149                 nvidia,tristate = <0>;
 150             };
 151         };
 152     };
 153 ...