1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
4 $id: http://devicetree.org/schemas/dma/renesas,rz-dmac.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Renesas RZ/{G2L,G2UL,V2L} DMA Controller
10 - Biju Das <biju.das.jz@bp.renesas.com>
13 - $ref: dma-controller.yaml#
19 - renesas,r9a07g043-dmac # RZ/G2UL and RZ/Five
20 - renesas,r9a07g044-dmac # RZ/G2{L,LC}
21 - renesas,r9a07g054-dmac # RZ/V2L
22 - const: renesas,rz-dmac
26 - description: Control and channel register block
27 - description: DMA extended resource selector block
54 - description: DMA main clock
55 - description: DMA register access clock
65 The cell specifies the encoded MID/RID values of the DMAC port
66 connected to the DMA client and the slave channel configuration
68 bits[0:9] - Specifies MID/RID value
69 bit[10] - Specifies DMA request high enable (HIEN)
70 bit[11] - Specifies DMA request detection type (LVL)
71 bits[12:14] - Specifies DMAACK output mode (AM)
72 bit[15] - Specifies Transfer Mode (TM)
82 - description: Reset for DMA ARESETN reset terminal
83 - description: Reset for DMA RST_ASYNC reset terminal
103 additionalProperties: false
107 #include <dt-bindings/interrupt-controller/arm-gic.h>
108 #include <dt-bindings/clock/r9a07g044-cpg.h>
110 dmac: dma-controller@11820000 {
111 compatible = "renesas,r9a07g044-dmac",
113 reg = <0x11820000 0x10000>,
114 <0x11830000 0x10000>;
115 interrupts = <GIC_SPI 141 IRQ_TYPE_EDGE_RISING>,
116 <GIC_SPI 125 IRQ_TYPE_EDGE_RISING>,
117 <GIC_SPI 126 IRQ_TYPE_EDGE_RISING>,
118 <GIC_SPI 127 IRQ_TYPE_EDGE_RISING>,
119 <GIC_SPI 128 IRQ_TYPE_EDGE_RISING>,
120 <GIC_SPI 129 IRQ_TYPE_EDGE_RISING>,
121 <GIC_SPI 130 IRQ_TYPE_EDGE_RISING>,
122 <GIC_SPI 131 IRQ_TYPE_EDGE_RISING>,
123 <GIC_SPI 132 IRQ_TYPE_EDGE_RISING>,
124 <GIC_SPI 133 IRQ_TYPE_EDGE_RISING>,
125 <GIC_SPI 134 IRQ_TYPE_EDGE_RISING>,
126 <GIC_SPI 135 IRQ_TYPE_EDGE_RISING>,
127 <GIC_SPI 136 IRQ_TYPE_EDGE_RISING>,
128 <GIC_SPI 137 IRQ_TYPE_EDGE_RISING>,
129 <GIC_SPI 138 IRQ_TYPE_EDGE_RISING>,
130 <GIC_SPI 139 IRQ_TYPE_EDGE_RISING>,
131 <GIC_SPI 140 IRQ_TYPE_EDGE_RISING>;
132 interrupt-names = "error",
133 "ch0", "ch1", "ch2", "ch3",
134 "ch4", "ch5", "ch6", "ch7",
135 "ch8", "ch9", "ch10", "ch11",
136 "ch12", "ch13", "ch14", "ch15";
137 clocks = <&cpg CPG_MOD R9A07G044_DMAC_ACLK>,
138 <&cpg CPG_MOD R9A07G044_DMAC_PCLK>;
139 clock-names = "main", "register";
140 power-domains = <&cpg>;
141 resets = <&cpg R9A07G044_DMAC_ARESETN>,
142 <&cpg R9A07G044_DMAC_RST_ASYNC>;
143 reset-names = "arst", "rst_async";