1 /* SPDX-License-Identifier: GPL-2.0 */
2 #ifndef _S390_TLBFLUSH_H
3 #define _S390_TLBFLUSH_H
6 #include <linux/sched.h>
7 #include <asm/processor.h>
10 * Flush all TLB entries on the local CPU.
12 static inline void __tlb_flush_local(void)
14 asm volatile("ptlb" : : : "memory");
18 * Flush TLB entries for a specific ASCE on all CPUs
20 static inline void __tlb_flush_idte(unsigned long asce)
25 if (MACHINE_HAS_TLB_GUEST)
26 opt |= IDTE_GUEST_ASCE;
27 /* Global TLB flush for the mm */
29 " .insn rrf,0xb98e0000,0,%0,%1,0"
30 : : "a" (opt), "a" (asce) : "cc");
34 * Flush all TLB entries on all CPUs.
36 static inline void __tlb_flush_global(void)
38 unsigned int dummy = 0;
44 * Flush TLB entries for a specific mm on all CPUs (in case gmap is used
45 * this implicates multiple ASCEs!).
47 static inline void __tlb_flush_mm(struct mm_struct *mm)
49 unsigned long gmap_asce;
52 * If the machine has IDTE we prefer to do a per mm flush
53 * on all cpus instead of doing a local flush if the mm
54 * only ran on the local cpu.
57 atomic_inc(&mm->context.flush_count);
58 /* Reset TLB flush mask */
59 cpumask_copy(mm_cpumask(mm), &mm->context.cpu_attach_mask);
61 gmap_asce = READ_ONCE(mm->context.gmap_asce);
62 if (MACHINE_HAS_IDTE && gmap_asce != -1UL) {
64 __tlb_flush_idte(gmap_asce);
65 __tlb_flush_idte(mm->context.asce);
67 /* Global TLB flush */
70 atomic_dec(&mm->context.flush_count);
74 static inline void __tlb_flush_kernel(void)
77 __tlb_flush_idte(init_mm.context.asce);
82 static inline void __tlb_flush_mm_lazy(struct mm_struct * mm)
84 spin_lock(&mm->context.lock);
85 if (mm->context.flush_mm) {
86 mm->context.flush_mm = 0;
89 spin_unlock(&mm->context.lock);
94 * flush_tlb() - flushes the current mm struct TLBs
95 * flush_tlb_all() - flushes all processes TLBs
96 * flush_tlb_mm(mm) - flushes the specified mm context TLB's
97 * flush_tlb_page(vma, vmaddr) - flushes one page
98 * flush_tlb_range(vma, start, end) - flushes a range of pages
99 * flush_tlb_kernel_range(start, end) - flushes a range of kernel pages
103 * flush_tlb_mm goes together with ptep_set_wrprotect for the
104 * copy_page_range operation and flush_tlb_range is related to
105 * ptep_get_and_clear for change_protection. ptep_set_wrprotect and
106 * ptep_get_and_clear do not flush the TLBs directly if the mm has
107 * only one user. At the end of the update the flush_tlb_mm and
108 * flush_tlb_range functions need to do the flush.
110 #define flush_tlb() do { } while (0)
111 #define flush_tlb_all() do { } while (0)
112 #define flush_tlb_page(vma, addr) do { } while (0)
114 static inline void flush_tlb_mm(struct mm_struct *mm)
116 __tlb_flush_mm_lazy(mm);
119 static inline void flush_tlb_range(struct vm_area_struct *vma,
120 unsigned long start, unsigned long end)
122 __tlb_flush_mm_lazy(vma->vm_mm);
125 static inline void flush_tlb_kernel_range(unsigned long start,
128 __tlb_flush_kernel();
131 #endif /* _S390_TLBFLUSH_H */