arch/mips/kernel/cpu-probe.c

   1 // SPDX-License-Identifier: GPL-2.0-or-later
   2 /*
   3  * Processor capabilities determination functions.
   4  *
   5  * Copyright (C) xxxx  the Anonymous
   6  * Copyright (C) 1994 - 2006 Ralf Baechle
   7  * Copyright (C) 2003, 2004  Maciej W. Rozycki
   8  * Copyright (C) 2001, 2004, 2011, 2012  MIPS Technologies, Inc.
   9  */
  10 #include <linux/init.h>
  11 #include <linux/kernel.h>
  12 #include <linux/ptrace.h>
  13 #include <linux/smp.h>
  14 #include <linux/stddef.h>
  15 #include <linux/export.h>
  16
  17 #include <asm/bugs.h>
  18 #include <asm/cpu.h>
  19 #include <asm/cpu-features.h>
  20 #include <asm/cpu-type.h>
  21 #include <asm/fpu.h>
  22 #include <asm/mipsregs.h>
  23 #include <asm/mipsmtregs.h>
  24 #include <asm/msa.h>
  25 #include <asm/watch.h>
  26 #include <asm/elf.h>
  27 #include <asm/pgtable-bits.h>
  28 #include <asm/spram.h>
  29 #include <asm/traps.h>
  30 #include <linux/uaccess.h>
  31
  32 #include "fpu-probe.h"
  33
  34 #include <asm/mach-loongson64/cpucfg-emul.h>
  35
  36 /* Hardware capabilities */
  37 unsigned int elf_hwcap __read_mostly;
  38 EXPORT_SYMBOL_GPL(elf_hwcap);
  39
  40 static inline unsigned long cpu_get_msa_id(void)
  41 {
  42         unsigned long status, msa_id;
  43
  44         status = read_c0_status();
  45         __enable_fpu(FPU_64BIT);
  46         enable_msa();
  47         msa_id = read_msa_ir();
  48         disable_msa();
  49         write_c0_status(status);
  50         return msa_id;
  51 }
  52
  53 static int mips_dsp_disabled;
  54
  55 static int __init dsp_disable(char *s)
  56 {
  57         cpu_data[0].ases &= ~(MIPS_ASE_DSP | MIPS_ASE_DSP2P);
  58         mips_dsp_disabled = 1;
  59
  60         return 1;
  61 }
  62
  63 __setup("nodsp", dsp_disable);
  64
  65 static int mips_htw_disabled;
  66
  67 static int __init htw_disable(char *s)
  68 {
  69         mips_htw_disabled = 1;
  70         cpu_data[0].options &= ~MIPS_CPU_HTW;
  71         write_c0_pwctl(read_c0_pwctl() &
  72                        ~(1 << MIPS_PWCTL_PWEN_SHIFT));
  73
  74         return 1;
  75 }
  76
  77 __setup("nohtw", htw_disable);
  78
  79 static int mips_ftlb_disabled;
  80 static int mips_has_ftlb_configured;
  81
  82 enum ftlb_flags {
  83         FTLB_EN         = 1 << 0,
  84         FTLB_SET_PROB   = 1 << 1,
  85 };
  86
  87 static int set_ftlb_enable(struct cpuinfo_mips *c, enum ftlb_flags flags);
  88
  89 static int __init ftlb_disable(char *s)
  90 {
  91         unsigned int config4, mmuextdef;
  92
  93         /*
  94          * If the core hasn't done any FTLB configuration, there is nothing
  95          * for us to do here.
  96          */
  97         if (!mips_has_ftlb_configured)
  98                 return 1;
  99
 100         /* Disable it in the boot cpu */
 101         if (set_ftlb_enable(&cpu_data[0], 0)) {
 102                 pr_warn("Can't turn FTLB off\n");
 103                 return 1;
 104         }
 105
 106         config4 = read_c0_config4();
 107
 108         /* Check that FTLB has been disabled */
 109         mmuextdef = config4 & MIPS_CONF4_MMUEXTDEF;
 110         /* MMUSIZEEXT == VTLB ON, FTLB OFF */
 111         if (mmuextdef == MIPS_CONF4_MMUEXTDEF_FTLBSIZEEXT) {
 112                 /* This should never happen */
 113                 pr_warn("FTLB could not be disabled!\n");
 114                 return 1;
 115         }
 116
 117         mips_ftlb_disabled = 1;
 118         mips_has_ftlb_configured = 0;
 119
 120         /*
 121          * noftlb is mainly used for debug purposes so print
 122          * an informative message instead of using pr_debug()
 123          */
 124         pr_info("FTLB has been disabled\n");
 125
 126         /*
 127          * Some of these bits are duplicated in the decode_config4.
 128          * MIPS_CONF4_MMUEXTDEF_MMUSIZEEXT is the only possible case
 129          * once FTLB has been disabled so undo what decode_config4 did.
 130          */
 131         cpu_data[0].tlbsize -= cpu_data[0].tlbsizeftlbways *
 132                                cpu_data[0].tlbsizeftlbsets;
 133         cpu_data[0].tlbsizeftlbsets = 0;
 134         cpu_data[0].tlbsizeftlbways = 0;
 135
 136         return 1;
 137 }
 138
 139 __setup("noftlb", ftlb_disable);
 140
 141 /*
 142  * Check if the CPU has per tc perf counters
 143  */
 144 static inline void cpu_set_mt_per_tc_perf(struct cpuinfo_mips *c)
 145 {
 146         if (read_c0_config7() & MTI_CONF7_PTC)
 147                 c->options |= MIPS_CPU_MT_PER_TC_PERF_COUNTERS;
 148 }
 149
 150 static inline void check_errata(void)
 151 {
 152         struct cpuinfo_mips *c = &current_cpu_data;
 153
 154         switch (current_cpu_type()) {
 155         case CPU_34K:
 156                 /*
 157                  * Erratum "RPS May Cause Incorrect Instruction Execution"
 158                  * This code only handles VPE0, any SMP/RTOS code
 159                  * making use of VPE1 will be responsible for that VPE.
 160                  */
 161                 if ((c->processor_id & PRID_REV_MASK) <= PRID_REV_34K_V1_0_2)
 162                         write_c0_config7(read_c0_config7() | MIPS_CONF7_RPS);
 163                 break;
 164         default:
 165                 break;
 166         }
 167 }
 168
 169 void __init check_bugs32(void)
 170 {
 171         check_errata();
 172 }
 173
 174 /*
 175  * Probe whether cpu has config register by trying to play with
 176  * alternate cache bit and see whether it matters.
 177  * It's used by cpu_probe to distinguish between R3000A and R3081.
 178  */
 179 static inline int cpu_has_confreg(void)
 180 {
 181 #ifdef CONFIG_CPU_R3000
 182         extern unsigned long r3k_cache_size(unsigned long);
 183         unsigned long size1, size2;
 184         unsigned long cfg = read_c0_conf();
 185
 186         size1 = r3k_cache_size(ST0_ISC);
 187         write_c0_conf(cfg ^ R30XX_CONF_AC);
 188         size2 = r3k_cache_size(ST0_ISC);
 189         write_c0_conf(cfg);
 190         return size1 != size2;
 191 #else
 192         return 0;
 193 #endif
 194 }
 195
 196 static inline void set_elf_platform(int cpu, const char *plat)
 197 {
 198         if (cpu == 0)
 199                 __elf_platform = plat;
 200 }
 201
 202 static inline void set_elf_base_platform(const char *plat)
 203 {
 204         if (__elf_base_platform == NULL) {
 205                 __elf_base_platform = plat;
 206         }
 207 }
 208
 209 static inline void cpu_probe_vmbits(struct cpuinfo_mips *c)
 210 {
 211 #ifdef __NEED_VMBITS_PROBE
 212         write_c0_entryhi(0x3fffffffffffe000ULL);
 213         back_to_back_c0_hazard();
 214         c->vmbits = fls64(read_c0_entryhi() & 0x3fffffffffffe000ULL);
 215 #endif
 216 }
 217
 218 static void set_isa(struct cpuinfo_mips *c, unsigned int isa)
 219 {
 220         switch (isa) {
 221         case MIPS_CPU_ISA_M64R5:
 222                 c->isa_level |= MIPS_CPU_ISA_M32R5 | MIPS_CPU_ISA_M64R5;
 223                 set_elf_base_platform("mips64r5");
 224                 fallthrough;
 225         case MIPS_CPU_ISA_M64R2:
 226                 c->isa_level |= MIPS_CPU_ISA_M32R2 | MIPS_CPU_ISA_M64R2;
 227                 set_elf_base_platform("mips64r2");
 228                 fallthrough;
 229         case MIPS_CPU_ISA_M64R1:
 230                 c->isa_level |= MIPS_CPU_ISA_M32R1 | MIPS_CPU_ISA_M64R1;
 231                 set_elf_base_platform("mips64");
 232                 fallthrough;
 233         case MIPS_CPU_ISA_V:
 234                 c->isa_level |= MIPS_CPU_ISA_V;
 235                 set_elf_base_platform("mips5");
 236                 fallthrough;
 237         case MIPS_CPU_ISA_IV:
 238                 c->isa_level |= MIPS_CPU_ISA_IV;
 239                 set_elf_base_platform("mips4");
 240                 fallthrough;
 241         case MIPS_CPU_ISA_III:
 242                 c->isa_level |= MIPS_CPU_ISA_II | MIPS_CPU_ISA_III;
 243                 set_elf_base_platform("mips3");
 244                 break;
 245
 246         /* R6 incompatible with everything else */
 247         case MIPS_CPU_ISA_M64R6:
 248                 c->isa_level |= MIPS_CPU_ISA_M32R6 | MIPS_CPU_ISA_M64R6;
 249                 set_elf_base_platform("mips64r6");
 250                 fallthrough;
 251         case MIPS_CPU_ISA_M32R6:
 252                 c->isa_level |= MIPS_CPU_ISA_M32R6;
 253                 set_elf_base_platform("mips32r6");
 254                 /* Break here so we don't add incompatible ISAs */
 255                 break;
 256         case MIPS_CPU_ISA_M32R5:
 257                 c->isa_level |= MIPS_CPU_ISA_M32R5;
 258                 set_elf_base_platform("mips32r5");
 259                 fallthrough;
 260         case MIPS_CPU_ISA_M32R2:
 261                 c->isa_level |= MIPS_CPU_ISA_M32R2;
 262                 set_elf_base_platform("mips32r2");
 263                 fallthrough;
 264         case MIPS_CPU_ISA_M32R1:
 265                 c->isa_level |= MIPS_CPU_ISA_M32R1;
 266                 set_elf_base_platform("mips32");
 267                 fallthrough;
 268         case MIPS_CPU_ISA_II:
 269                 c->isa_level |= MIPS_CPU_ISA_II;
 270                 set_elf_base_platform("mips2");
 271                 break;
 272         }
 273 }
 274
 275 static char unknown_isa[] = KERN_ERR \
 276         "Unsupported ISA type, c0.config0: %d.";
 277
 278 static unsigned int calculate_ftlb_probability(struct cpuinfo_mips *c)
 279 {
 280
 281         unsigned int probability = c->tlbsize / c->tlbsizevtlb;
 282
 283         /*
 284          * 0 = All TLBWR instructions go to FTLB
 285          * 1 = 15:1: For every 16 TBLWR instructions, 15 go to the
 286          * FTLB and 1 goes to the VTLB.
 287          * 2 = 7:1: As above with 7:1 ratio.
 288          * 3 = 3:1: As above with 3:1 ratio.
 289          *
 290          * Use the linear midpoint as the probability threshold.
 291          */
 292         if (probability >= 12)
 293                 return 1;
 294         else if (probability >= 6)
 295                 return 2;
 296         else
 297                 /*
 298                  * So FTLB is less than 4 times bigger than VTLB.
 299                  * A 3:1 ratio can still be useful though.
 300                  */
 301                 return 3;
 302 }
 303
 304 static int set_ftlb_enable(struct cpuinfo_mips *c, enum ftlb_flags flags)
 305 {
 306         unsigned int config;
 307
 308         /* It's implementation dependent how the FTLB can be enabled */
 309         switch (c->cputype) {
 310         case CPU_PROAPTIV:
 311         case CPU_P5600:
 312         case CPU_P6600:
 313                 /* proAptiv & related cores use Config6 to enable the FTLB */
 314                 config = read_c0_config6();
 315
 316                 if (flags & FTLB_EN)
 317                         config |= MTI_CONF6_FTLBEN;
 318                 else
 319                         config &= ~MTI_CONF6_FTLBEN;
 320
 321                 if (flags & FTLB_SET_PROB) {
 322                         config &= ~(3 << MTI_CONF6_FTLBP_SHIFT);
 323                         config |= calculate_ftlb_probability(c)
 324                                   << MTI_CONF6_FTLBP_SHIFT;
 325                 }
 326
 327                 write_c0_config6(config);
 328                 back_to_back_c0_hazard();
 329                 break;
 330         case CPU_I6400:
 331         case CPU_I6500:
 332                 /* There's no way to disable the FTLB */
 333                 if (!(flags & FTLB_EN))
 334                         return 1;
 335                 return 0;
 336         case CPU_LOONGSON64:
 337                 /* Flush ITLB, DTLB, VTLB and FTLB */
 338                 write_c0_diag(LOONGSON_DIAG_ITLB | LOONGSON_DIAG_DTLB |
 339                               LOONGSON_DIAG_VTLB | LOONGSON_DIAG_FTLB);
 340                 /* Loongson-3 cores use Config6 to enable the FTLB */
 341                 config = read_c0_config6();
 342                 if (flags & FTLB_EN)
 343                         /* Enable FTLB */
 344                         write_c0_config6(config & ~LOONGSON_CONF6_FTLBDIS);
 345                 else
 346                         /* Disable FTLB */
 347                         write_c0_config6(config | LOONGSON_CONF6_FTLBDIS);
 348                 break;
 349         default:
 350                 return 1;
 351         }
 352
 353         return 0;
 354 }
 355
 356 static int mm_config(struct cpuinfo_mips *c)
 357 {
 358         unsigned int config0, update, mm;
 359
 360         config0 = read_c0_config();
 361         mm = config0 & MIPS_CONF_MM;
 362
 363         /*
 364          * It's implementation dependent what type of write-merge is supported
 365          * and whether it can be enabled/disabled. If it is settable lets make
 366          * the merging allowed by default. Some platforms might have
 367          * write-through caching unsupported. In this case just ignore the
 368          * CP0.Config.MM bit field value.
 369          */
 370         switch (c->cputype) {
 371         case CPU_24K:
 372         case CPU_34K:
 373         case CPU_74K:
 374         case CPU_P5600:
 375         case CPU_P6600:
 376                 c->options |= MIPS_CPU_MM_FULL;
 377                 update = MIPS_CONF_MM_FULL;
 378                 break;
 379         case CPU_1004K:
 380         case CPU_1074K:
 381         case CPU_INTERAPTIV:
 382         case CPU_PROAPTIV:
 383                 mm = 0;
 384                 fallthrough;
 385         default:
 386                 update = 0;
 387                 break;
 388         }
 389
 390         if (update) {
 391                 config0 = (config0 & ~MIPS_CONF_MM) | update;
 392                 write_c0_config(config0);
 393         } else if (mm == MIPS_CONF_MM_SYSAD) {
 394                 c->options |= MIPS_CPU_MM_SYSAD;
 395         } else if (mm == MIPS_CONF_MM_FULL) {
 396                 c->options |= MIPS_CPU_MM_FULL;
 397         }
 398
 399         return 0;
 400 }
 401
 402 static inline unsigned int decode_config0(struct cpuinfo_mips *c)
 403 {
 404         unsigned int config0;
 405         int isa, mt;
 406
 407         config0 = read_c0_config();
 408
 409         /*
 410          * Look for Standard TLB or Dual VTLB and FTLB
 411          */
 412         mt = config0 & MIPS_CONF_MT;
 413         if (mt == MIPS_CONF_MT_TLB)
 414                 c->options |= MIPS_CPU_TLB;
 415         else if (mt == MIPS_CONF_MT_FTLB)
 416                 c->options |= MIPS_CPU_TLB | MIPS_CPU_FTLB;
 417
 418         isa = (config0 & MIPS_CONF_AT) >> 13;
 419         switch (isa) {
 420         case 0:
 421                 switch ((config0 & MIPS_CONF_AR) >> 10) {
 422                 case 0:
 423                         set_isa(c, MIPS_CPU_ISA_M32R1);
 424                         break;
 425                 case 1:
 426                         set_isa(c, MIPS_CPU_ISA_M32R2);
 427                         break;
 428                 case 2:
 429                         set_isa(c, MIPS_CPU_ISA_M32R6);
 430                         break;
 431                 default:
 432                         goto unknown;
 433                 }
 434                 break;
 435         case 2:
 436                 switch ((config0 & MIPS_CONF_AR) >> 10) {
 437                 case 0:
 438                         set_isa(c, MIPS_CPU_ISA_M64R1);
 439                         break;
 440                 case 1:
 441                         set_isa(c, MIPS_CPU_ISA_M64R2);
 442                         break;
 443                 case 2:
 444                         set_isa(c, MIPS_CPU_ISA_M64R6);
 445                         break;
 446                 default:
 447                         goto unknown;
 448                 }
 449                 break;
 450         default:
 451                 goto unknown;
 452         }
 453
 454         return config0 & MIPS_CONF_M;
 455
 456 unknown:
 457         panic(unknown_isa, config0);
 458 }
 459
 460 static inline unsigned int decode_config1(struct cpuinfo_mips *c)
 461 {
 462         unsigned int config1;
 463
 464         config1 = read_c0_config1();
 465
 466         if (config1 & MIPS_CONF1_MD)
 467                 c->ases |= MIPS_ASE_MDMX;
 468         if (config1 & MIPS_CONF1_PC)
 469                 c->options |= MIPS_CPU_PERF;
 470         if (config1 & MIPS_CONF1_WR)
 471                 c->options |= MIPS_CPU_WATCH;
 472         if (config1 & MIPS_CONF1_CA)
 473                 c->ases |= MIPS_ASE_MIPS16;
 474         if (config1 & MIPS_CONF1_EP)
 475                 c->options |= MIPS_CPU_EJTAG;
 476         if (config1 & MIPS_CONF1_FP) {
 477                 c->options |= MIPS_CPU_FPU;
 478                 c->options |= MIPS_CPU_32FPR;
 479         }
 480         if (cpu_has_tlb) {
 481                 c->tlbsize = ((config1 & MIPS_CONF1_TLBS) >> 25) + 1;
 482                 c->tlbsizevtlb = c->tlbsize;
 483                 c->tlbsizeftlbsets = 0;
 484         }
 485
 486         return config1 & MIPS_CONF_M;
 487 }
 488
 489 static inline unsigned int decode_config2(struct cpuinfo_mips *c)
 490 {
 491         unsigned int config2;
 492
 493         config2 = read_c0_config2();
 494
 495         if (config2 & MIPS_CONF2_SL)
 496                 c->scache.flags &= ~MIPS_CACHE_NOT_PRESENT;
 497
 498         return config2 & MIPS_CONF_M;
 499 }
 500
 501 static inline unsigned int decode_config3(struct cpuinfo_mips *c)
 502 {
 503         unsigned int config3;
 504
 505         config3 = read_c0_config3();
 506
 507         if (config3 & MIPS_CONF3_SM) {
 508                 c->ases |= MIPS_ASE_SMARTMIPS;
 509                 c->options |= MIPS_CPU_RIXI | MIPS_CPU_CTXTC;
 510         }
 511         if (config3 & MIPS_CONF3_RXI)
 512                 c->options |= MIPS_CPU_RIXI;
 513         if (config3 & MIPS_CONF3_CTXTC)
 514                 c->options |= MIPS_CPU_CTXTC;
 515         if (config3 & MIPS_CONF3_DSP)
 516                 c->ases |= MIPS_ASE_DSP;
 517         if (config3 & MIPS_CONF3_DSP2P) {
 518                 c->ases |= MIPS_ASE_DSP2P;
 519                 if (cpu_has_mips_r6)
 520                         c->ases |= MIPS_ASE_DSP3;
 521         }
 522         if (config3 & MIPS_CONF3_VINT)
 523                 c->options |= MIPS_CPU_VINT;
 524         if (config3 & MIPS_CONF3_VEIC)
 525                 c->options |= MIPS_CPU_VEIC;
 526         if (config3 & MIPS_CONF3_LPA)
 527                 c->options |= MIPS_CPU_LPA;
 528         if (config3 & MIPS_CONF3_MT)
 529                 c->ases |= MIPS_ASE_MIPSMT;
 530         if (config3 & MIPS_CONF3_ULRI)
 531                 c->options |= MIPS_CPU_ULRI;
 532         if (config3 & MIPS_CONF3_ISA)
 533                 c->options |= MIPS_CPU_MICROMIPS;
 534         if (config3 & MIPS_CONF3_VZ)
 535                 c->ases |= MIPS_ASE_VZ;
 536         if (config3 & MIPS_CONF3_SC)
 537                 c->options |= MIPS_CPU_SEGMENTS;
 538         if (config3 & MIPS_CONF3_BI)
 539                 c->options |= MIPS_CPU_BADINSTR;
 540         if (config3 & MIPS_CONF3_BP)
 541                 c->options |= MIPS_CPU_BADINSTRP;
 542         if (config3 & MIPS_CONF3_MSA)
 543                 c->ases |= MIPS_ASE_MSA;
 544         if (config3 & MIPS_CONF3_PW) {
 545                 c->htw_seq = 0;
 546                 c->options |= MIPS_CPU_HTW;
 547         }
 548         if (config3 & MIPS_CONF3_CDMM)
 549                 c->options |= MIPS_CPU_CDMM;
 550         if (config3 & MIPS_CONF3_SP)
 551                 c->options |= MIPS_CPU_SP;
 552
 553         return config3 & MIPS_CONF_M;
 554 }
 555
 556 static inline unsigned int decode_config4(struct cpuinfo_mips *c)
 557 {
 558         unsigned int config4;
 559         unsigned int newcf4;
 560         unsigned int mmuextdef;
 561         unsigned int ftlb_page = MIPS_CONF4_FTLBPAGESIZE;
 562         unsigned long asid_mask;
 563
 564         config4 = read_c0_config4();
 565
 566         if (cpu_has_tlb) {
 567                 if (((config4 & MIPS_CONF4_IE) >> 29) == 2)
 568                         c->options |= MIPS_CPU_TLBINV;
 569
 570                 /*
 571                  * R6 has dropped the MMUExtDef field from config4.
 572                  * On R6 the fields always describe the FTLB, and only if it is
 573                  * present according to Config.MT.
 574                  */
 575                 if (!cpu_has_mips_r6)
 576                         mmuextdef = config4 & MIPS_CONF4_MMUEXTDEF;
 577                 else if (cpu_has_ftlb)
 578                         mmuextdef = MIPS_CONF4_MMUEXTDEF_VTLBSIZEEXT;
 579                 else
 580                         mmuextdef = 0;
 581
 582                 switch (mmuextdef) {
 583                 case MIPS_CONF4_MMUEXTDEF_MMUSIZEEXT:
 584                         c->tlbsize += (config4 & MIPS_CONF4_MMUSIZEEXT) * 0x40;
 585                         c->tlbsizevtlb = c->tlbsize;
 586                         break;
 587                 case MIPS_CONF4_MMUEXTDEF_VTLBSIZEEXT:
 588                         c->tlbsizevtlb +=
 589                                 ((config4 & MIPS_CONF4_VTLBSIZEEXT) >>
 590                                   MIPS_CONF4_VTLBSIZEEXT_SHIFT) * 0x40;
 591                         c->tlbsize = c->tlbsizevtlb;
 592                         ftlb_page = MIPS_CONF4_VFTLBPAGESIZE;
 593                         fallthrough;
 594                 case MIPS_CONF4_MMUEXTDEF_FTLBSIZEEXT:
 595                         if (mips_ftlb_disabled)
 596                                 break;
 597                         newcf4 = (config4 & ~ftlb_page) |
 598                                 (page_size_ftlb(mmuextdef) <<
 599                                  MIPS_CONF4_FTLBPAGESIZE_SHIFT);
 600                         write_c0_config4(newcf4);
 601                         back_to_back_c0_hazard();
 602                         config4 = read_c0_config4();
 603                         if (config4 != newcf4) {
 604                                 pr_err("PAGE_SIZE 0x%lx is not supported by FTLB (config4=0x%x)\n",
 605                                        PAGE_SIZE, config4);
 606                                 /* Switch FTLB off */
 607                                 set_ftlb_enable(c, 0);
 608                                 mips_ftlb_disabled = 1;
 609                                 break;
 610                         }
 611                         c->tlbsizeftlbsets = 1 <<
 612                                 ((config4 & MIPS_CONF4_FTLBSETS) >>
 613                                  MIPS_CONF4_FTLBSETS_SHIFT);
 614                         c->tlbsizeftlbways = ((config4 & MIPS_CONF4_FTLBWAYS) >>
 615                                               MIPS_CONF4_FTLBWAYS_SHIFT) + 2;
 616                         c->tlbsize += c->tlbsizeftlbways * c->tlbsizeftlbsets;
 617                         mips_has_ftlb_configured = 1;
 618                         break;
 619                 }
 620         }
 621
 622         c->kscratch_mask = (config4 & MIPS_CONF4_KSCREXIST)
 623                                 >> MIPS_CONF4_KSCREXIST_SHIFT;
 624
 625         asid_mask = MIPS_ENTRYHI_ASID;
 626         if (config4 & MIPS_CONF4_AE)
 627                 asid_mask |= MIPS_ENTRYHI_ASIDX;
 628         set_cpu_asid_mask(c, asid_mask);
 629
 630         /*
 631          * Warn if the computed ASID mask doesn't match the mask the kernel
 632          * is built for. This may indicate either a serious problem or an
 633          * easy optimisation opportunity, but either way should be addressed.
 634          */
 635         WARN_ON(asid_mask != cpu_asid_mask(c));
 636
 637         return config4 & MIPS_CONF_M;
 638 }
 639
 640 static inline unsigned int decode_config5(struct cpuinfo_mips *c)
 641 {
 642         unsigned int config5, max_mmid_width;
 643         unsigned long asid_mask;
 644
 645         config5 = read_c0_config5();
 646         config5 &= ~(MIPS_CONF5_UFR | MIPS_CONF5_UFE);
 647
 648         if (cpu_has_mips_r6) {
 649                 if (!__builtin_constant_p(cpu_has_mmid) || cpu_has_mmid)
 650                         config5 |= MIPS_CONF5_MI;
 651                 else
 652                         config5 &= ~MIPS_CONF5_MI;
 653         }
 654
 655         write_c0_config5(config5);
 656
 657         if (config5 & MIPS_CONF5_EVA)
 658                 c->options |= MIPS_CPU_EVA;
 659         if (config5 & MIPS_CONF5_MRP)
 660                 c->options |= MIPS_CPU_MAAR;
 661         if (config5 & MIPS_CONF5_LLB)
 662                 c->options |= MIPS_CPU_RW_LLB;
 663         if (config5 & MIPS_CONF5_MVH)
 664                 c->options |= MIPS_CPU_MVH;
 665         if (cpu_has_mips_r6 && (config5 & MIPS_CONF5_VP))
 666                 c->options |= MIPS_CPU_VP;
 667         if (config5 & MIPS_CONF5_CA2)
 668                 c->ases |= MIPS_ASE_MIPS16E2;
 669
 670         if (config5 & MIPS_CONF5_CRCP)
 671                 elf_hwcap |= HWCAP_MIPS_CRC32;
 672
 673         if (cpu_has_mips_r6) {
 674                 /* Ensure the write to config5 above takes effect */
 675                 back_to_back_c0_hazard();
 676
 677                 /* Check whether we successfully enabled MMID support */
 678                 config5 = read_c0_config5();
 679                 if (config5 & MIPS_CONF5_MI)
 680                         c->options |= MIPS_CPU_MMID;
 681
 682                 /*
 683                  * Warn if we've hardcoded cpu_has_mmid to a value unsuitable
 684                  * for the CPU we're running on, or if CPUs in an SMP system
 685                  * have inconsistent MMID support.
 686                  */
 687                 WARN_ON(!!cpu_has_mmid != !!(config5 & MIPS_CONF5_MI));
 688
 689                 if (cpu_has_mmid) {
 690                         write_c0_memorymapid(~0ul);
 691                         back_to_back_c0_hazard();
 692                         asid_mask = read_c0_memorymapid();
 693
 694                         /*
 695                          * We maintain a bitmap to track MMID allocation, and
 696                          * need a sensible upper bound on the size of that
 697                          * bitmap. The initial CPU with MMID support (I6500)
 698                          * supports 16 bit MMIDs, which gives us an 8KiB
 699                          * bitmap. The architecture recommends that hardware
 700                          * support 32 bit MMIDs, which would give us a 512MiB
 701                          * bitmap - that's too big in most cases.
 702                          *
 703                          * Cap MMID width at 16 bits for now & we can revisit
 704                          * this if & when hardware supports anything wider.
 705                          */
 706                         max_mmid_width = 16;
 707                         if (asid_mask > GENMASK(max_mmid_width - 1, 0)) {
 708                                 pr_info("Capping MMID width at %d bits",
 709                                         max_mmid_width);
 710                                 asid_mask = GENMASK(max_mmid_width - 1, 0);
 711                         }
 712
 713                         set_cpu_asid_mask(c, asid_mask);
 714                 }
 715         }
 716
 717         return config5 & MIPS_CONF_M;
 718 }
 719
 720 static void decode_configs(struct cpuinfo_mips *c)
 721 {
 722         int ok;
 723
 724         /* MIPS32 or MIPS64 compliant CPU.  */
 725         c->options = MIPS_CPU_4KEX | MIPS_CPU_4K_CACHE | MIPS_CPU_COUNTER |
 726                      MIPS_CPU_DIVEC | MIPS_CPU_LLSC | MIPS_CPU_MCHECK;
 727
 728         c->scache.flags = MIPS_CACHE_NOT_PRESENT;
 729
 730         /* Enable FTLB if present and not disabled */
 731         set_ftlb_enable(c, mips_ftlb_disabled ? 0 : FTLB_EN);
 732
 733         ok = decode_config0(c);                 /* Read Config registers.  */
 734         BUG_ON(!ok);                            /* Arch spec violation!  */
 735         if (ok)
 736                 ok = decode_config1(c);
 737         if (ok)
 738                 ok = decode_config2(c);
 739         if (ok)
 740                 ok = decode_config3(c);
 741         if (ok)
 742                 ok = decode_config4(c);
 743         if (ok)
 744                 ok = decode_config5(c);
 745
 746         /* Probe the EBase.WG bit */
 747         if (cpu_has_mips_r2_r6) {
 748                 u64 ebase;
 749                 unsigned int status;
 750
 751                 /* {read,write}_c0_ebase_64() may be UNDEFINED prior to r6 */
 752                 ebase = cpu_has_mips64r6 ? read_c0_ebase_64()
 753                                          : (s32)read_c0_ebase();
 754                 if (ebase & MIPS_EBASE_WG) {
 755                         /* WG bit already set, we can avoid the clumsy probe */
 756                         c->options |= MIPS_CPU_EBASE_WG;
 757                 } else {
 758                         /* Its UNDEFINED to change EBase while BEV=0 */
 759                         status = read_c0_status();
 760                         write_c0_status(status | ST0_BEV);
 761                         irq_enable_hazard();
 762                         /*
 763                          * On pre-r6 cores, this may well clobber the upper bits
 764                          * of EBase. This is hard to avoid without potentially
 765                          * hitting UNDEFINED dm*c0 behaviour if EBase is 32-bit.
 766                          */
 767                         if (cpu_has_mips64r6)
 768                                 write_c0_ebase_64(ebase | MIPS_EBASE_WG);
 769                         else
 770                                 write_c0_ebase(ebase | MIPS_EBASE_WG);
 771                         back_to_back_c0_hazard();
 772                         /* Restore BEV */
 773                         write_c0_status(status);
 774                         if (read_c0_ebase() & MIPS_EBASE_WG) {
 775                                 c->options |= MIPS_CPU_EBASE_WG;
 776                                 write_c0_ebase(ebase);
 777                         }
 778                 }
 779         }
 780
 781         /* configure the FTLB write probability */
 782         set_ftlb_enable(c, (mips_ftlb_disabled ? 0 : FTLB_EN) | FTLB_SET_PROB);
 783
 784         mips_probe_watch_registers(c);
 785
 786 #ifndef CONFIG_MIPS_CPS
 787         if (cpu_has_mips_r2_r6) {
 788                 unsigned int core;
 789
 790                 core = get_ebase_cpunum();
 791                 if (cpu_has_mipsmt)
 792                         core >>= fls(core_nvpes()) - 1;
 793                 cpu_set_core(c, core);
 794         }
 795 #endif
 796 }
 797
 798 /*
 799  * Probe for certain guest capabilities by writing config bits and reading back.
 800  * Finally write back the original value.
 801  */
 802 #define probe_gc0_config(name, maxconf, bits)                           \
 803 do {                                                                    \
 804         unsigned int tmp;                                               \
 805         tmp = read_gc0_##name();                                        \
 806         write_gc0_##name(tmp | (bits));                                 \
 807         back_to_back_c0_hazard();                                       \
 808         maxconf = read_gc0_##name();                                    \
 809         write_gc0_##name(tmp);                                          \
 810 } while (0)
 811
 812 /*
 813  * Probe for dynamic guest capabilities by changing certain config bits and
 814  * reading back to see if they change. Finally write back the original value.
 815  */
 816 #define probe_gc0_config_dyn(name, maxconf, dynconf, bits)              \
 817 do {                                                                    \
 818         maxconf = read_gc0_##name();                                    \
 819         write_gc0_##name(maxconf ^ (bits));                             \
 820         back_to_back_c0_hazard();                                       \
 821         dynconf = maxconf ^ read_gc0_##name();                          \
 822         write_gc0_##name(maxconf);                                      \
 823         maxconf |= dynconf;                                             \
 824 } while (0)
 825
 826 static inline unsigned int decode_guest_config0(struct cpuinfo_mips *c)
 827 {
 828         unsigned int config0;
 829
 830         probe_gc0_config(config, config0, MIPS_CONF_M);
 831
 832         if (config0 & MIPS_CONF_M)
 833                 c->guest.conf |= BIT(1);
 834         return config0 & MIPS_CONF_M;
 835 }
 836
 837 static inline unsigned int decode_guest_config1(struct cpuinfo_mips *c)
 838 {
 839         unsigned int config1, config1_dyn;
 840
 841         probe_gc0_config_dyn(config1, config1, config1_dyn,
 842                              MIPS_CONF_M | MIPS_CONF1_PC | MIPS_CONF1_WR |
 843                              MIPS_CONF1_FP);
 844
 845         if (config1 & MIPS_CONF1_FP)
 846                 c->guest.options |= MIPS_CPU_FPU;
 847         if (config1_dyn & MIPS_CONF1_FP)
 848                 c->guest.options_dyn |= MIPS_CPU_FPU;
 849
 850         if (config1 & MIPS_CONF1_WR)
 851                 c->guest.options |= MIPS_CPU_WATCH;
 852         if (config1_dyn & MIPS_CONF1_WR)
 853                 c->guest.options_dyn |= MIPS_CPU_WATCH;
 854
 855         if (config1 & MIPS_CONF1_PC)
 856                 c->guest.options |= MIPS_CPU_PERF;
 857         if (config1_dyn & MIPS_CONF1_PC)
 858                 c->guest.options_dyn |= MIPS_CPU_PERF;
 859
 860         if (config1 & MIPS_CONF_M)
 861                 c->guest.conf |= BIT(2);
 862         return config1 & MIPS_CONF_M;
 863 }
 864
 865 static inline unsigned int decode_guest_config2(struct cpuinfo_mips *c)
 866 {
 867         unsigned int config2;
 868
 869         probe_gc0_config(config2, config2, MIPS_CONF_M);
 870
 871         if (config2 & MIPS_CONF_M)
 872                 c->guest.conf |= BIT(3);
 873         return config2 & MIPS_CONF_M;
 874 }
 875
 876 static inline unsigned int decode_guest_config3(struct cpuinfo_mips *c)
 877 {
 878         unsigned int config3, config3_dyn;
 879
 880         probe_gc0_config_dyn(config3, config3, config3_dyn,
 881                              MIPS_CONF_M | MIPS_CONF3_MSA | MIPS_CONF3_ULRI |
 882                              MIPS_CONF3_CTXTC);
 883
 884         if (config3 & MIPS_CONF3_CTXTC)
 885                 c->guest.options |= MIPS_CPU_CTXTC;
 886         if (config3_dyn & MIPS_CONF3_CTXTC)
 887                 c->guest.options_dyn |= MIPS_CPU_CTXTC;
 888
 889         if (config3 & MIPS_CONF3_PW)
 890                 c->guest.options |= MIPS_CPU_HTW;
 891
 892         if (config3 & MIPS_CONF3_ULRI)
 893                 c->guest.options |= MIPS_CPU_ULRI;
 894
 895         if (config3 & MIPS_CONF3_SC)
 896                 c->guest.options |= MIPS_CPU_SEGMENTS;
 897
 898         if (config3 & MIPS_CONF3_BI)
 899                 c->guest.options |= MIPS_CPU_BADINSTR;
 900         if (config3 & MIPS_CONF3_BP)
 901                 c->guest.options |= MIPS_CPU_BADINSTRP;
 902
 903         if (config3 & MIPS_CONF3_MSA)
 904                 c->guest.ases |= MIPS_ASE_MSA;
 905         if (config3_dyn & MIPS_CONF3_MSA)
 906                 c->guest.ases_dyn |= MIPS_ASE_MSA;
 907
 908         if (config3 & MIPS_CONF_M)
 909                 c->guest.conf |= BIT(4);
 910         return config3 & MIPS_CONF_M;
 911 }
 912
 913 static inline unsigned int decode_guest_config4(struct cpuinfo_mips *c)
 914 {
 915         unsigned int config4;
 916
 917         probe_gc0_config(config4, config4,
 918                          MIPS_CONF_M | MIPS_CONF4_KSCREXIST);
 919
 920         c->guest.kscratch_mask = (config4 & MIPS_CONF4_KSCREXIST)
 921                                 >> MIPS_CONF4_KSCREXIST_SHIFT;
 922
 923         if (config4 & MIPS_CONF_M)
 924                 c->guest.conf |= BIT(5);
 925         return config4 & MIPS_CONF_M;
 926 }
 927
 928 static inline unsigned int decode_guest_config5(struct cpuinfo_mips *c)
 929 {
 930         unsigned int config5, config5_dyn;
 931
 932         probe_gc0_config_dyn(config5, config5, config5_dyn,
 933                          MIPS_CONF_M | MIPS_CONF5_MVH | MIPS_CONF5_MRP);
 934
 935         if (config5 & MIPS_CONF5_MRP)
 936                 c->guest.options |= MIPS_CPU_MAAR;
 937         if (config5_dyn & MIPS_CONF5_MRP)
 938                 c->guest.options_dyn |= MIPS_CPU_MAAR;
 939
 940         if (config5 & MIPS_CONF5_LLB)
 941                 c->guest.options |= MIPS_CPU_RW_LLB;
 942
 943         if (config5 & MIPS_CONF5_MVH)
 944                 c->guest.options |= MIPS_CPU_MVH;
 945
 946         if (config5 & MIPS_CONF_M)
 947                 c->guest.conf |= BIT(6);
 948         return config5 & MIPS_CONF_M;
 949 }
 950
 951 static inline void decode_guest_configs(struct cpuinfo_mips *c)
 952 {
 953         unsigned int ok;
 954
 955         ok = decode_guest_config0(c);
 956         if (ok)
 957                 ok = decode_guest_config1(c);
 958         if (ok)
 959                 ok = decode_guest_config2(c);
 960         if (ok)
 961                 ok = decode_guest_config3(c);
 962         if (ok)
 963                 ok = decode_guest_config4(c);
 964         if (ok)
 965                 decode_guest_config5(c);
 966 }
 967
 968 static inline void cpu_probe_guestctl0(struct cpuinfo_mips *c)
 969 {
 970         unsigned int guestctl0, temp;
 971
 972         guestctl0 = read_c0_guestctl0();
 973
 974         if (guestctl0 & MIPS_GCTL0_G0E)
 975                 c->options |= MIPS_CPU_GUESTCTL0EXT;
 976         if (guestctl0 & MIPS_GCTL0_G1)
 977                 c->options |= MIPS_CPU_GUESTCTL1;
 978         if (guestctl0 & MIPS_GCTL0_G2)
 979                 c->options |= MIPS_CPU_GUESTCTL2;
 980         if (!(guestctl0 & MIPS_GCTL0_RAD)) {
 981                 c->options |= MIPS_CPU_GUESTID;
 982
 983                 /*
 984                  * Probe for Direct Root to Guest (DRG). Set GuestCtl1.RID = 0
 985                  * first, otherwise all data accesses will be fully virtualised
 986                  * as if they were performed by guest mode.
 987                  */
 988                 write_c0_guestctl1(0);
 989                 tlbw_use_hazard();
 990
 991                 write_c0_guestctl0(guestctl0 | MIPS_GCTL0_DRG);
 992                 back_to_back_c0_hazard();
 993                 temp = read_c0_guestctl0();
 994
 995                 if (temp & MIPS_GCTL0_DRG) {
 996                         write_c0_guestctl0(guestctl0);
 997                         c->options |= MIPS_CPU_DRG;
 998                 }
 999         }
1000 }
1001
1002 static inline void cpu_probe_guestctl1(struct cpuinfo_mips *c)
1003 {
1004         if (cpu_has_guestid) {
1005                 /* determine the number of bits of GuestID available */
1006                 write_c0_guestctl1(MIPS_GCTL1_ID);
1007                 back_to_back_c0_hazard();
1008                 c->guestid_mask = (read_c0_guestctl1() & MIPS_GCTL1_ID)
1009                                                 >> MIPS_GCTL1_ID_SHIFT;
1010                 write_c0_guestctl1(0);
1011         }
1012 }
1013
1014 static inline void cpu_probe_gtoffset(struct cpuinfo_mips *c)
1015 {
1016         /* determine the number of bits of GTOffset available */
1017         write_c0_gtoffset(0xffffffff);
1018         back_to_back_c0_hazard();
1019         c->gtoffset_mask = read_c0_gtoffset();
1020         write_c0_gtoffset(0);
1021 }
1022
1023 static inline void cpu_probe_vz(struct cpuinfo_mips *c)
1024 {
1025         cpu_probe_guestctl0(c);
1026         if (cpu_has_guestctl1)
1027                 cpu_probe_guestctl1(c);
1028
1029         cpu_probe_gtoffset(c);
1030
1031         decode_guest_configs(c);
1032 }
1033
1034 #define R4K_OPTS (MIPS_CPU_TLB | MIPS_CPU_4KEX | MIPS_CPU_4K_CACHE \
1035                 | MIPS_CPU_COUNTER)
1036
1037 static inline void cpu_probe_legacy(struct cpuinfo_mips *c, unsigned int cpu)
1038 {
1039         switch (c->processor_id & PRID_IMP_MASK) {
1040         case PRID_IMP_R2000:
1041                 c->cputype = CPU_R2000;
1042                 __cpu_name[cpu] = "R2000";
1043                 c->fpu_msk31 |= FPU_CSR_CONDX | FPU_CSR_FS;
1044                 c->options = MIPS_CPU_TLB | MIPS_CPU_3K_CACHE |
1045                              MIPS_CPU_NOFPUEX;
1046                 if (__cpu_has_fpu())
1047                         c->options |= MIPS_CPU_FPU;
1048                 c->tlbsize = 64;
1049                 break;
1050         case PRID_IMP_R3000:
1051                 if ((c->processor_id & PRID_REV_MASK) == PRID_REV_R3000A) {
1052                         if (cpu_has_confreg()) {
1053                                 c->cputype = CPU_R3081E;
1054                                 __cpu_name[cpu] = "R3081";
1055                         } else {
1056                                 c->cputype = CPU_R3000A;
1057                                 __cpu_name[cpu] = "R3000A";
1058                         }
1059                 } else {
1060                         c->cputype = CPU_R3000;
1061                         __cpu_name[cpu] = "R3000";
1062                 }
1063                 c->fpu_msk31 |= FPU_CSR_CONDX | FPU_CSR_FS;
1064                 c->options = MIPS_CPU_TLB | MIPS_CPU_3K_CACHE |
1065                              MIPS_CPU_NOFPUEX;
1066                 if (__cpu_has_fpu())
1067                         c->options |= MIPS_CPU_FPU;
1068                 c->tlbsize = 64;
1069                 break;
1070         case PRID_IMP_R4000:
1071                 if (read_c0_config() & CONF_SC) {
1072                         if ((c->processor_id & PRID_REV_MASK) >=
1073                             PRID_REV_R4400) {
1074                                 c->cputype = CPU_R4400PC;
1075                                 __cpu_name[cpu] = "R4400PC";
1076                         } else {
1077                                 c->cputype = CPU_R4000PC;
1078                                 __cpu_name[cpu] = "R4000PC";
1079                         }
1080                 } else {
1081                         int cca = read_c0_config() & CONF_CM_CMASK;
1082                         int mc;
1083
1084                         /*
1085                          * SC and MC versions can't be reliably told apart,
1086                          * but only the latter support coherent caching
1087                          * modes so assume the firmware has set the KSEG0
1088                          * coherency attribute reasonably (if uncached, we
1089                          * assume SC).
1090                          */
1091                         switch (cca) {
1092                         case CONF_CM_CACHABLE_CE:
1093                         case CONF_CM_CACHABLE_COW:
1094                         case CONF_CM_CACHABLE_CUW:
1095                                 mc = 1;
1096                                 break;
1097                         default:
1098                                 mc = 0;
1099                                 break;
1100                         }
1101                         if ((c->processor_id & PRID_REV_MASK) >=
1102                             PRID_REV_R4400) {
1103                                 c->cputype = mc ? CPU_R4400MC : CPU_R4400SC;
1104                                 __cpu_name[cpu] = mc ? "R4400MC" : "R4400SC";
1105                         } else {
1106                                 c->cputype = mc ? CPU_R4000MC : CPU_R4000SC;
1107                                 __cpu_name[cpu] = mc ? "R4000MC" : "R4000SC";
1108                         }
1109                 }
1110
1111                 set_isa(c, MIPS_CPU_ISA_III);
1112                 c->fpu_msk31 |= FPU_CSR_CONDX;
1113                 c->options = R4K_OPTS | MIPS_CPU_FPU | MIPS_CPU_32FPR |
1114                              MIPS_CPU_WATCH | MIPS_CPU_VCE |
1115                              MIPS_CPU_LLSC;
1116                 c->tlbsize = 48;
1117                 break;
1118         case PRID_IMP_R4300:
1119                 c->cputype = CPU_R4300;
1120                 __cpu_name[cpu] = "R4300";
1121                 set_isa(c, MIPS_CPU_ISA_III);
1122                 c->fpu_msk31 |= FPU_CSR_CONDX;
1123                 c->options = R4K_OPTS | MIPS_CPU_FPU | MIPS_CPU_32FPR |
1124                              MIPS_CPU_LLSC;
1125                 c->tlbsize = 32;
1126                 break;
1127         case PRID_IMP_R4600:
1128                 c->cputype = CPU_R4600;
1129                 __cpu_name[cpu] = "R4600";
1130                 set_isa(c, MIPS_CPU_ISA_III);
1131                 c->fpu_msk31 |= FPU_CSR_CONDX;
1132                 c->options = R4K_OPTS | MIPS_CPU_FPU | MIPS_CPU_32FPR |
1133                              MIPS_CPU_LLSC;
1134                 c->tlbsize = 48;
1135                 break;
1136         #if 0
1137         case PRID_IMP_R4650:
1138                 /*
1139                  * This processor doesn't have an MMU, so it's not
1140                  * "real easy" to run Linux on it. It is left purely
1141                  * for documentation.  Commented out because it shares
1142                  * it's c0_prid id number with the TX3900.
1143                  */
1144                 c->cputype = CPU_R4650;
1145                 __cpu_name[cpu] = "R4650";
1146                 set_isa(c, MIPS_CPU_ISA_III);
1147                 c->fpu_msk31 |= FPU_CSR_CONDX;
1148                 c->options = R4K_OPTS | MIPS_CPU_FPU | MIPS_CPU_LLSC;
1149                 c->tlbsize = 48;
1150                 break;
1151         #endif
1152         case PRID_IMP_R4700:
1153                 c->cputype = CPU_R4700;
1154                 __cpu_name[cpu] = "R4700";
1155                 set_isa(c, MIPS_CPU_ISA_III);
1156                 c->fpu_msk31 |= FPU_CSR_CONDX;
1157                 c->options = R4K_OPTS | MIPS_CPU_FPU | MIPS_CPU_32FPR |
1158                              MIPS_CPU_LLSC;
1159                 c->tlbsize = 48;
1160                 break;
1161         case PRID_IMP_TX49:
1162                 c->cputype = CPU_TX49XX;
1163                 __cpu_name[cpu] = "R49XX";
1164                 set_isa(c, MIPS_CPU_ISA_III);
1165                 c->fpu_msk31 |= FPU_CSR_CONDX;
1166                 c->options = R4K_OPTS | MIPS_CPU_LLSC;
1167                 if (!(c->processor_id & 0x08))
1168                         c->options |= MIPS_CPU_FPU | MIPS_CPU_32FPR;
1169                 c->tlbsize = 48;
1170                 break;
1171         case PRID_IMP_R5000:
1172                 c->cputype = CPU_R5000;
1173                 __cpu_name[cpu] = "R5000";
1174                 set_isa(c, MIPS_CPU_ISA_IV);
1175                 c->options = R4K_OPTS | MIPS_CPU_FPU | MIPS_CPU_32FPR |
1176                              MIPS_CPU_LLSC;
1177                 c->tlbsize = 48;
1178                 break;
1179         case PRID_IMP_R5500:
1180                 c->cputype = CPU_R5500;
1181                 __cpu_name[cpu] = "R5500";
1182                 set_isa(c, MIPS_CPU_ISA_IV);
1183                 c->options = R4K_OPTS | MIPS_CPU_FPU | MIPS_CPU_32FPR |
1184                              MIPS_CPU_WATCH | MIPS_CPU_LLSC;
1185                 c->tlbsize = 48;
1186                 break;
1187         case PRID_IMP_NEVADA:
1188                 c->cputype = CPU_NEVADA;
1189                 __cpu_name[cpu] = "Nevada";
1190                 set_isa(c, MIPS_CPU_ISA_IV);
1191                 c->options = R4K_OPTS | MIPS_CPU_FPU | MIPS_CPU_32FPR |
1192                              MIPS_CPU_DIVEC | MIPS_CPU_LLSC;
1193                 c->tlbsize = 48;
1194                 break;
1195         case PRID_IMP_RM7000:
1196                 c->cputype = CPU_RM7000;
1197                 __cpu_name[cpu] = "RM7000";
1198                 set_isa(c, MIPS_CPU_ISA_IV);
1199                 c->options = R4K_OPTS | MIPS_CPU_FPU | MIPS_CPU_32FPR |
1200                              MIPS_CPU_LLSC;
1201                 /*
1202                  * Undocumented RM7000:  Bit 29 in the info register of
1203                  * the RM7000 v2.0 indicates if the TLB has 48 or 64
1204                  * entries.
1205                  *
1206                  * 29      1 =>    64 entry JTLB
1207                  *         0 =>    48 entry JTLB
1208                  */
1209                 c->tlbsize = (read_c0_info() & (1 << 29)) ? 64 : 48;
1210                 break;
1211         case PRID_IMP_R10000:
1212                 c->cputype = CPU_R10000;
1213                 __cpu_name[cpu] = "R10000";
1214                 set_isa(c, MIPS_CPU_ISA_IV);
1215                 c->options = MIPS_CPU_TLB | MIPS_CPU_4K_CACHE | MIPS_CPU_4KEX |
1216                              MIPS_CPU_FPU | MIPS_CPU_32FPR |
1217                              MIPS_CPU_COUNTER | MIPS_CPU_WATCH |
1218                              MIPS_CPU_LLSC;
1219                 c->tlbsize = 64;
1220                 break;
1221         case PRID_IMP_R12000:
1222                 c->cputype = CPU_R12000;
1223                 __cpu_name[cpu] = "R12000";
1224                 set_isa(c, MIPS_CPU_ISA_IV);
1225                 c->options = MIPS_CPU_TLB | MIPS_CPU_4K_CACHE | MIPS_CPU_4KEX |
1226                              MIPS_CPU_FPU | MIPS_CPU_32FPR |
1227                              MIPS_CPU_COUNTER | MIPS_CPU_WATCH |
1228                              MIPS_CPU_LLSC;
1229                 c->tlbsize = 64;
1230                 write_c0_r10k_diag(read_c0_r10k_diag() | R10K_DIAG_E_GHIST);
1231                 break;
1232         case PRID_IMP_R14000:
1233                 if (((c->processor_id >> 4) & 0x0f) > 2) {
1234                         c->cputype = CPU_R16000;
1235                         __cpu_name[cpu] = "R16000";
1236                 } else {
1237                         c->cputype = CPU_R14000;
1238                         __cpu_name[cpu] = "R14000";
1239                 }
1240                 set_isa(c, MIPS_CPU_ISA_IV);
1241                 c->options = MIPS_CPU_TLB | MIPS_CPU_4K_CACHE | MIPS_CPU_4KEX |
1242                              MIPS_CPU_FPU | MIPS_CPU_32FPR |
1243                              MIPS_CPU_COUNTER | MIPS_CPU_WATCH |
1244                              MIPS_CPU_LLSC;
1245                 c->tlbsize = 64;
1246                 write_c0_r10k_diag(read_c0_r10k_diag() | R10K_DIAG_E_GHIST);
1247                 break;
1248         case PRID_IMP_LOONGSON_64C:  /* Loongson-2/3 */
1249                 switch (c->processor_id & PRID_REV_MASK) {
1250                 case PRID_REV_LOONGSON2E:
1251                         c->cputype = CPU_LOONGSON2EF;
1252                         __cpu_name[cpu] = "ICT Loongson-2";
1253                         set_elf_platform(cpu, "loongson2e");
1254                         set_isa(c, MIPS_CPU_ISA_III);
1255                         c->fpu_msk31 |= FPU_CSR_CONDX;
1256                         break;
1257                 case PRID_REV_LOONGSON2F:
1258                         c->cputype = CPU_LOONGSON2EF;
1259                         __cpu_name[cpu] = "ICT Loongson-2";
1260                         set_elf_platform(cpu, "loongson2f");
1261                         set_isa(c, MIPS_CPU_ISA_III);
1262                         c->fpu_msk31 |= FPU_CSR_CONDX;
1263                         break;
1264                 case PRID_REV_LOONGSON3A_R1:
1265                         c->cputype = CPU_LOONGSON64;
1266                         __cpu_name[cpu] = "ICT Loongson-3";
1267                         set_elf_platform(cpu, "loongson3a");
1268                         set_isa(c, MIPS_CPU_ISA_M64R1);
1269                         c->ases |= (MIPS_ASE_LOONGSON_MMI | MIPS_ASE_LOONGSON_CAM |
1270                                 MIPS_ASE_LOONGSON_EXT);
1271                         break;
1272                 case PRID_REV_LOONGSON3B_R1:
1273                 case PRID_REV_LOONGSON3B_R2:
1274                         c->cputype = CPU_LOONGSON64;
1275                         __cpu_name[cpu] = "ICT Loongson-3";
1276                         set_elf_platform(cpu, "loongson3b");
1277                         set_isa(c, MIPS_CPU_ISA_M64R1);
1278                         c->ases |= (MIPS_ASE_LOONGSON_MMI | MIPS_ASE_LOONGSON_CAM |
1279                                 MIPS_ASE_LOONGSON_EXT);
1280                         break;
1281                 }
1282
1283                 c->options = R4K_OPTS |
1284                              MIPS_CPU_FPU | MIPS_CPU_LLSC |
1285                              MIPS_CPU_32FPR;
1286                 c->tlbsize = 64;
1287                 set_cpu_asid_mask(c, MIPS_ENTRYHI_ASID);
1288                 c->writecombine = _CACHE_UNCACHED_ACCELERATED;
1289                 break;
1290         case PRID_IMP_LOONGSON_32:  /* Loongson-1 */
1291                 decode_configs(c);
1292
1293                 c->cputype = CPU_LOONGSON32;
1294
1295                 switch (c->processor_id & PRID_REV_MASK) {
1296                 case PRID_REV_LOONGSON1B:
1297                         __cpu_name[cpu] = "Loongson 1B";
1298                         break;
1299                 }
1300
1301                 break;
1302         }
1303 }
1304
1305 static inline void cpu_probe_mips(struct cpuinfo_mips *c, unsigned int cpu)
1306 {
1307         c->writecombine = _CACHE_UNCACHED_ACCELERATED;
1308         switch (c->processor_id & PRID_IMP_MASK) {
1309         case PRID_IMP_QEMU_GENERIC:
1310                 c->writecombine = _CACHE_UNCACHED;
1311                 c->cputype = CPU_QEMU_GENERIC;
1312                 __cpu_name[cpu] = "MIPS GENERIC QEMU";
1313                 break;
1314         case PRID_IMP_4KC:
1315                 c->cputype = CPU_4KC;
1316                 c->writecombine = _CACHE_UNCACHED;
1317                 __cpu_name[cpu] = "MIPS 4Kc";
1318                 break;
1319         case PRID_IMP_4KEC:
1320         case PRID_IMP_4KECR2:
1321                 c->cputype = CPU_4KEC;
1322                 c->writecombine = _CACHE_UNCACHED;
1323                 __cpu_name[cpu] = "MIPS 4KEc";
1324                 break;
1325         case PRID_IMP_4KSC:
1326         case PRID_IMP_4KSD:
1327                 c->cputype = CPU_4KSC;
1328                 c->writecombine = _CACHE_UNCACHED;
1329                 __cpu_name[cpu] = "MIPS 4KSc";
1330                 break;
1331         case PRID_IMP_5KC:
1332                 c->cputype = CPU_5KC;
1333                 c->writecombine = _CACHE_UNCACHED;
1334                 __cpu_name[cpu] = "MIPS 5Kc";
1335                 break;
1336         case PRID_IMP_5KE:
1337                 c->cputype = CPU_5KE;
1338                 c->writecombine = _CACHE_UNCACHED;
1339                 __cpu_name[cpu] = "MIPS 5KE";
1340                 break;
1341         case PRID_IMP_20KC:
1342                 c->cputype = CPU_20KC;
1343                 c->writecombine = _CACHE_UNCACHED;
1344                 __cpu_name[cpu] = "MIPS 20Kc";
1345                 break;
1346         case PRID_IMP_24K:
1347                 c->cputype = CPU_24K;
1348                 c->writecombine = _CACHE_UNCACHED;
1349                 __cpu_name[cpu] = "MIPS 24Kc";
1350                 break;
1351         case PRID_IMP_24KE:
1352                 c->cputype = CPU_24K;
1353                 c->writecombine = _CACHE_UNCACHED;
1354                 __cpu_name[cpu] = "MIPS 24KEc";
1355                 break;
1356         case PRID_IMP_25KF:
1357                 c->cputype = CPU_25KF;
1358                 c->writecombine = _CACHE_UNCACHED;
1359                 __cpu_name[cpu] = "MIPS 25Kc";
1360                 break;
1361         case PRID_IMP_34K:
1362                 c->cputype = CPU_34K;
1363                 c->writecombine = _CACHE_UNCACHED;
1364                 __cpu_name[cpu] = "MIPS 34Kc";
1365                 cpu_set_mt_per_tc_perf(c);
1366                 break;
1367         case PRID_IMP_74K:
1368                 c->cputype = CPU_74K;
1369                 c->writecombine = _CACHE_UNCACHED;
1370                 __cpu_name[cpu] = "MIPS 74Kc";
1371                 break;
1372         case PRID_IMP_M14KC:
1373                 c->cputype = CPU_M14KC;
1374                 c->writecombine = _CACHE_UNCACHED;
1375                 __cpu_name[cpu] = "MIPS M14Kc";
1376                 break;
1377         case PRID_IMP_M14KEC:
1378                 c->cputype = CPU_M14KEC;
1379                 c->writecombine = _CACHE_UNCACHED;
1380                 __cpu_name[cpu] = "MIPS M14KEc";
1381                 break;
1382         case PRID_IMP_1004K:
1383                 c->cputype = CPU_1004K;
1384                 c->writecombine = _CACHE_UNCACHED;
1385                 __cpu_name[cpu] = "MIPS 1004Kc";
1386                 cpu_set_mt_per_tc_perf(c);
1387                 break;
1388         case PRID_IMP_1074K:
1389                 c->cputype = CPU_1074K;
1390                 c->writecombine = _CACHE_UNCACHED;
1391                 __cpu_name[cpu] = "MIPS 1074Kc";
1392                 break;
1393         case PRID_IMP_INTERAPTIV_UP:
1394                 c->cputype = CPU_INTERAPTIV;
1395                 __cpu_name[cpu] = "MIPS interAptiv";
1396                 cpu_set_mt_per_tc_perf(c);
1397                 break;
1398         case PRID_IMP_INTERAPTIV_MP:
1399                 c->cputype = CPU_INTERAPTIV;
1400                 __cpu_name[cpu] = "MIPS interAptiv (multi)";
1401                 cpu_set_mt_per_tc_perf(c);
1402                 break;
1403         case PRID_IMP_PROAPTIV_UP:
1404                 c->cputype = CPU_PROAPTIV;
1405                 __cpu_name[cpu] = "MIPS proAptiv";
1406                 break;
1407         case PRID_IMP_PROAPTIV_MP:
1408                 c->cputype = CPU_PROAPTIV;
1409                 __cpu_name[cpu] = "MIPS proAptiv (multi)";
1410                 break;
1411         case PRID_IMP_P5600:
1412                 c->cputype = CPU_P5600;
1413                 __cpu_name[cpu] = "MIPS P5600";
1414                 break;
1415         case PRID_IMP_P6600:
1416                 c->cputype = CPU_P6600;
1417                 __cpu_name[cpu] = "MIPS P6600";
1418                 break;
1419         case PRID_IMP_I6400:
1420                 c->cputype = CPU_I6400;
1421                 __cpu_name[cpu] = "MIPS I6400";
1422                 break;
1423         case PRID_IMP_I6500:
1424                 c->cputype = CPU_I6500;
1425                 __cpu_name[cpu] = "MIPS I6500";
1426                 break;
1427         case PRID_IMP_M5150:
1428                 c->cputype = CPU_M5150;
1429                 __cpu_name[cpu] = "MIPS M5150";
1430                 break;
1431         case PRID_IMP_M6250:
1432                 c->cputype = CPU_M6250;
1433                 __cpu_name[cpu] = "MIPS M6250";
1434                 break;
1435         }
1436
1437         decode_configs(c);
1438
1439         spram_config();
1440
1441         mm_config(c);
1442
1443         switch (__get_cpu_type(c->cputype)) {
1444         case CPU_M5150:
1445         case CPU_P5600:
1446                 set_isa(c, MIPS_CPU_ISA_M32R5);
1447                 break;
1448         case CPU_I6500:
1449                 c->options |= MIPS_CPU_SHARED_FTLB_ENTRIES;
1450                 fallthrough;
1451         case CPU_I6400:
1452                 c->options |= MIPS_CPU_SHARED_FTLB_RAM;
1453                 fallthrough;
1454         default:
1455                 break;
1456         }
1457
1458         /* Recent MIPS cores use the implementation-dependent ExcCode 16 for
1459          * cache/FTLB parity exceptions.
1460          */
1461         switch (__get_cpu_type(c->cputype)) {
1462         case CPU_PROAPTIV:
1463         case CPU_P5600:
1464         case CPU_P6600:
1465         case CPU_I6400:
1466         case CPU_I6500:
1467                 c->options |= MIPS_CPU_FTLBPAREX;
1468                 break;
1469         }
1470 }
1471
1472 static inline void cpu_probe_alchemy(struct cpuinfo_mips *c, unsigned int cpu)
1473 {
1474         decode_configs(c);
1475         switch (c->processor_id & PRID_IMP_MASK) {
1476         case PRID_IMP_AU1_REV1:
1477         case PRID_IMP_AU1_REV2:
1478                 c->cputype = CPU_ALCHEMY;
1479                 switch ((c->processor_id >> 24) & 0xff) {
1480                 case 0:
1481                         __cpu_name[cpu] = "Au1000";
1482                         break;
1483                 case 1:
1484                         __cpu_name[cpu] = "Au1500";
1485                         break;
1486                 case 2:
1487                         __cpu_name[cpu] = "Au1100";
1488                         break;
1489                 case 3:
1490                         __cpu_name[cpu] = "Au1550";
1491                         break;
1492                 case 4:
1493                         __cpu_name[cpu] = "Au1200";
1494                         if ((c->processor_id & PRID_REV_MASK) == 2)
1495                                 __cpu_name[cpu] = "Au1250";
1496                         break;
1497                 case 5:
1498                         __cpu_name[cpu] = "Au1210";
1499                         break;
1500                 default:
1501                         __cpu_name[cpu] = "Au1xxx";
1502                         break;
1503                 }
1504                 break;
1505         case PRID_IMP_NETLOGIC_AU13XX:
1506                 c->cputype = CPU_ALCHEMY;
1507                 __cpu_name[cpu] = "Au1300";
1508                 break;
1509         }
1510 }
1511
1512 static inline void cpu_probe_sibyte(struct cpuinfo_mips *c, unsigned int cpu)
1513 {
1514         decode_configs(c);
1515
1516         c->writecombine = _CACHE_UNCACHED_ACCELERATED;
1517         switch (c->processor_id & PRID_IMP_MASK) {
1518         case PRID_IMP_SB1:
1519                 c->cputype = CPU_SB1;
1520                 __cpu_name[cpu] = "SiByte SB1";
1521                 /* FPU in pass1 is known to have issues. */
1522                 if ((c->processor_id & PRID_REV_MASK) < 0x02)
1523                         c->options &= ~(MIPS_CPU_FPU | MIPS_CPU_32FPR);
1524                 break;
1525         case PRID_IMP_SB1A:
1526                 c->cputype = CPU_SB1A;
1527                 __cpu_name[cpu] = "SiByte SB1A";
1528                 break;
1529         }
1530 }
1531
1532 static inline void cpu_probe_sandcraft(struct cpuinfo_mips *c, unsigned int cpu)
1533 {
1534         decode_configs(c);
1535         switch (c->processor_id & PRID_IMP_MASK) {
1536         case PRID_IMP_SR71000:
1537                 c->cputype = CPU_SR71000;
1538                 __cpu_name[cpu] = "Sandcraft SR71000";
1539                 c->scache.ways = 8;
1540                 c->tlbsize = 64;
1541                 break;
1542         }
1543 }
1544
1545 static inline void cpu_probe_nxp(struct cpuinfo_mips *c, unsigned int cpu)
1546 {
1547         decode_configs(c);
1548         switch (c->processor_id & PRID_IMP_MASK) {
1549         case PRID_IMP_PR4450:
1550                 c->cputype = CPU_PR4450;
1551                 __cpu_name[cpu] = "Philips PR4450";
1552                 set_isa(c, MIPS_CPU_ISA_M32R1);
1553                 break;
1554         }
1555 }
1556
1557 static inline void cpu_probe_broadcom(struct cpuinfo_mips *c, unsigned int cpu)
1558 {
1559         decode_configs(c);
1560         switch (c->processor_id & PRID_IMP_MASK) {
1561         case PRID_IMP_BMIPS32_REV4:
1562         case PRID_IMP_BMIPS32_REV8:
1563                 c->cputype = CPU_BMIPS32;
1564                 __cpu_name[cpu] = "Broadcom BMIPS32";
1565                 set_elf_platform(cpu, "bmips32");
1566                 break;
1567         case PRID_IMP_BMIPS3300:
1568         case PRID_IMP_BMIPS3300_ALT:
1569         case PRID_IMP_BMIPS3300_BUG:
1570                 c->cputype = CPU_BMIPS3300;
1571                 __cpu_name[cpu] = "Broadcom BMIPS3300";
1572                 set_elf_platform(cpu, "bmips3300");
1573                 reserve_exception_space(0x400, VECTORSPACING * 64);
1574                 break;
1575         case PRID_IMP_BMIPS43XX: {
1576                 int rev = c->processor_id & PRID_REV_MASK;
1577
1578                 if (rev >= PRID_REV_BMIPS4380_LO &&
1579                                 rev <= PRID_REV_BMIPS4380_HI) {
1580                         c->cputype = CPU_BMIPS4380;
1581                         __cpu_name[cpu] = "Broadcom BMIPS4380";
1582                         set_elf_platform(cpu, "bmips4380");
1583                         c->options |= MIPS_CPU_RIXI;
1584                         reserve_exception_space(0x400, VECTORSPACING * 64);
1585                 } else {
1586                         c->cputype = CPU_BMIPS4350;
1587                         __cpu_name[cpu] = "Broadcom BMIPS4350";
1588                         set_elf_platform(cpu, "bmips4350");
1589                 }
1590                 break;
1591         }
1592         case PRID_IMP_BMIPS5000:
1593         case PRID_IMP_BMIPS5200:
1594                 c->cputype = CPU_BMIPS5000;
1595                 if ((c->processor_id & PRID_IMP_MASK) == PRID_IMP_BMIPS5200)
1596                         __cpu_name[cpu] = "Broadcom BMIPS5200";
1597                 else
1598                         __cpu_name[cpu] = "Broadcom BMIPS5000";
1599                 set_elf_platform(cpu, "bmips5000");
1600                 c->options |= MIPS_CPU_ULRI | MIPS_CPU_RIXI;
1601                 reserve_exception_space(0x1000, VECTORSPACING * 64);
1602                 break;
1603         }
1604 }
1605
1606 static inline void cpu_probe_cavium(struct cpuinfo_mips *c, unsigned int cpu)
1607 {
1608         decode_configs(c);
1609         switch (c->processor_id & PRID_IMP_MASK) {
1610         case PRID_IMP_CAVIUM_CN38XX:
1611         case PRID_IMP_CAVIUM_CN31XX:
1612         case PRID_IMP_CAVIUM_CN30XX:
1613                 c->cputype = CPU_CAVIUM_OCTEON;
1614                 __cpu_name[cpu] = "Cavium Octeon";
1615                 goto platform;
1616         case PRID_IMP_CAVIUM_CN58XX:
1617         case PRID_IMP_CAVIUM_CN56XX:
1618         case PRID_IMP_CAVIUM_CN50XX:
1619         case PRID_IMP_CAVIUM_CN52XX:
1620                 c->cputype = CPU_CAVIUM_OCTEON_PLUS;
1621                 __cpu_name[cpu] = "Cavium Octeon+";
1622 platform:
1623                 set_elf_platform(cpu, "octeon");
1624                 break;
1625         case PRID_IMP_CAVIUM_CN61XX:
1626         case PRID_IMP_CAVIUM_CN63XX:
1627         case PRID_IMP_CAVIUM_CN66XX:
1628         case PRID_IMP_CAVIUM_CN68XX:
1629         case PRID_IMP_CAVIUM_CNF71XX:
1630                 c->cputype = CPU_CAVIUM_OCTEON2;
1631                 __cpu_name[cpu] = "Cavium Octeon II";
1632                 set_elf_platform(cpu, "octeon2");
1633                 break;
1634         case PRID_IMP_CAVIUM_CN70XX:
1635         case PRID_IMP_CAVIUM_CN73XX:
1636         case PRID_IMP_CAVIUM_CNF75XX:
1637         case PRID_IMP_CAVIUM_CN78XX:
1638                 c->cputype = CPU_CAVIUM_OCTEON3;
1639                 __cpu_name[cpu] = "Cavium Octeon III";
1640                 set_elf_platform(cpu, "octeon3");
1641                 break;
1642         default:
1643                 printk(KERN_INFO "Unknown Octeon chip!\n");
1644                 c->cputype = CPU_UNKNOWN;
1645                 break;
1646         }
1647 }
1648
1649 #ifdef CONFIG_CPU_LOONGSON64
1650 #include <loongson_regs.h>
1651
1652 static inline void decode_cpucfg(struct cpuinfo_mips *c)
1653 {
1654         u32 cfg1 = read_cpucfg(LOONGSON_CFG1);
1655         u32 cfg2 = read_cpucfg(LOONGSON_CFG2);
1656         u32 cfg3 = read_cpucfg(LOONGSON_CFG3);
1657
1658         if (cfg1 & LOONGSON_CFG1_MMI)
1659                 c->ases |= MIPS_ASE_LOONGSON_MMI;
1660
1661         if (cfg2 & LOONGSON_CFG2_LEXT1)
1662                 c->ases |= MIPS_ASE_LOONGSON_EXT;
1663
1664         if (cfg2 & LOONGSON_CFG2_LEXT2)
1665                 c->ases |= MIPS_ASE_LOONGSON_EXT2;
1666
1667         if (cfg2 & LOONGSON_CFG2_LSPW) {
1668                 c->options |= MIPS_CPU_LDPTE;
1669                 c->guest.options |= MIPS_CPU_LDPTE;
1670         }
1671
1672         if (cfg3 & LOONGSON_CFG3_LCAMP)
1673                 c->ases |= MIPS_ASE_LOONGSON_CAM;
1674 }
1675
1676 static inline void cpu_probe_loongson(struct cpuinfo_mips *c, unsigned int cpu)
1677 {
1678         c->cputype = CPU_LOONGSON64;
1679
1680         /* All Loongson processors covered here define ExcCode 16 as GSExc. */
1681         decode_configs(c);
1682         c->options |= MIPS_CPU_GSEXCEX;
1683
1684         switch (c->processor_id & PRID_IMP_MASK) {
1685         case PRID_IMP_LOONGSON_64R: /* Loongson-64 Reduced */
1686                 switch (c->processor_id & PRID_REV_MASK) {
1687                 case PRID_REV_LOONGSON2K_R1_0:
1688                 case PRID_REV_LOONGSON2K_R1_1:
1689                 case PRID_REV_LOONGSON2K_R1_2:
1690                 case PRID_REV_LOONGSON2K_R1_3:
1691                         __cpu_name[cpu] = "Loongson-2K";
1692                         set_elf_platform(cpu, "gs264e");
1693                         set_isa(c, MIPS_CPU_ISA_M64R2);
1694                         break;
1695                 }
1696                 c->ases |= (MIPS_ASE_LOONGSON_MMI | MIPS_ASE_LOONGSON_EXT |
1697                                 MIPS_ASE_LOONGSON_EXT2);
1698                 break;
1699         case PRID_IMP_LOONGSON_64C:  /* Loongson-3 Classic */
1700                 switch (c->processor_id & PRID_REV_MASK) {
1701                 case PRID_REV_LOONGSON3A_R2_0:
1702                 case PRID_REV_LOONGSON3A_R2_1:
1703                         __cpu_name[cpu] = "ICT Loongson-3";
1704                         set_elf_platform(cpu, "loongson3a");
1705                         set_isa(c, MIPS_CPU_ISA_M64R2);
1706                         break;
1707                 case PRID_REV_LOONGSON3A_R3_0:
1708                 case PRID_REV_LOONGSON3A_R3_1:
1709                         __cpu_name[cpu] = "ICT Loongson-3";
1710                         set_elf_platform(cpu, "loongson3a");
1711                         set_isa(c, MIPS_CPU_ISA_M64R2);
1712                         break;
1713                 }
1714                 /*
1715                  * Loongson-3 Classic did not implement MIPS standard TLBINV
1716                  * but implemented TLBINVF and EHINV. As currently we're only
1717                  * using these two features, enable MIPS_CPU_TLBINV as well.
1718                  *
1719                  * Also some early Loongson-3A2000 had wrong TLB type in Config
1720                  * register, we correct it here.
1721                  */
1722                 c->options |= MIPS_CPU_FTLB | MIPS_CPU_TLBINV | MIPS_CPU_LDPTE;
1723                 c->ases |= (MIPS_ASE_LOONGSON_MMI | MIPS_ASE_LOONGSON_CAM |
1724                         MIPS_ASE_LOONGSON_EXT | MIPS_ASE_LOONGSON_EXT2);
1725                 c->ases &= ~MIPS_ASE_VZ; /* VZ of Loongson-3A2000/3000 is incomplete */
1726                 break;
1727         case PRID_IMP_LOONGSON_64G:
1728                 __cpu_name[cpu] = "ICT Loongson-3";
1729                 set_elf_platform(cpu, "loongson3a");
1730                 set_isa(c, MIPS_CPU_ISA_M64R2);
1731                 decode_cpucfg(c);
1732                 break;
1733         default:
1734                 panic("Unknown Loongson Processor ID!");
1735                 break;
1736         }
1737 }
1738 #else
1739 static inline void cpu_probe_loongson(struct cpuinfo_mips *c, unsigned int cpu) { }
1740 #endif
1741
1742 static inline void cpu_probe_ingenic(struct cpuinfo_mips *c, unsigned int cpu)
1743 {
1744         decode_configs(c);
1745
1746         /*
1747          * XBurst misses a config2 register, so config3 decode was skipped in
1748          * decode_configs().
1749          */
1750         decode_config3(c);
1751
1752         /* XBurst does not implement the CP0 counter. */
1753         c->options &= ~MIPS_CPU_COUNTER;
1754         BUG_ON(__builtin_constant_p(cpu_has_counter) && cpu_has_counter);
1755
1756         /* XBurst has virtually tagged icache */
1757         c->icache.flags |= MIPS_CACHE_VTAG;
1758
1759         switch (c->processor_id & PRID_IMP_MASK) {
1760
1761         /* XBurst®1 with MXU1.0/MXU1.1 SIMD ISA */
1762         case PRID_IMP_XBURST_REV1:
1763
1764                 /*
1765                  * The XBurst core by default attempts to avoid branch target
1766                  * buffer lookups by detecting & special casing loops. This
1767                  * feature will cause BogoMIPS and lpj calculate in error.
1768                  * Set cp0 config7 bit 4 to disable this feature.
1769                  */
1770                 set_c0_config7(MIPS_CONF7_BTB_LOOP_EN);
1771
1772                 switch (c->processor_id & PRID_COMP_MASK) {
1773
1774                 /*
1775                  * The config0 register in the XBurst CPUs with a processor ID of
1776                  * PRID_COMP_INGENIC_D0 report themselves as MIPS32r2 compatible,
1777                  * but they don't actually support this ISA.
1778                  */
1779                 case PRID_COMP_INGENIC_D0:
1780                         c->isa_level &= ~MIPS_CPU_ISA_M32R2;
1781
1782                         /* FPU is not properly detected on JZ4760(B). */
1783                         if (c->processor_id == 0x2ed0024f)
1784                                 c->options |= MIPS_CPU_FPU;
1785
1786                         fallthrough;
1787
1788                 /*
1789                  * The config0 register in the XBurst CPUs with a processor ID of
1790                  * PRID_COMP_INGENIC_D0 or PRID_COMP_INGENIC_D1 has an abandoned
1791                  * huge page tlb mode, this mode is not compatible with the MIPS
1792                  * standard, it will cause tlbmiss and into an infinite loop
1793                  * (line 21 in the tlb-funcs.S) when starting the init process.
1794                  * After chip reset, the default is HPTLB mode, Write 0xa9000000
1795                  * to cp0 register 5 sel 4 to switch back to VTLB mode to prevent
1796                  * getting stuck.
1797                  */
1798                 case PRID_COMP_INGENIC_D1:
1799                         write_c0_page_ctrl(XBURST_PAGECTRL_HPTLB_DIS);
1800                         break;
1801
1802                 default:
1803                         break;
1804                 }
1805                 fallthrough;
1806
1807         /* XBurst®1 with MXU2.0 SIMD ISA */
1808         case PRID_IMP_XBURST_REV2:
1809                 /* Ingenic uses the WA bit to achieve write-combine memory writes */
1810                 c->writecombine = _CACHE_CACHABLE_WA;
1811                 c->cputype = CPU_XBURST;
1812                 __cpu_name[cpu] = "Ingenic XBurst";
1813                 break;
1814
1815         /* XBurst®2 with MXU2.1 SIMD ISA */
1816         case PRID_IMP_XBURST2:
1817                 c->cputype = CPU_XBURST;
1818                 __cpu_name[cpu] = "Ingenic XBurst II";
1819                 break;
1820
1821         default:
1822                 panic("Unknown Ingenic Processor ID!");
1823                 break;
1824         }
1825 }
1826
1827 #ifdef CONFIG_64BIT
1828 /* For use by uaccess.h */
1829 u64 __ua_limit;
1830 EXPORT_SYMBOL(__ua_limit);
1831 #endif
1832
1833 const char *__cpu_name[NR_CPUS];
1834 const char *__elf_platform;
1835 const char *__elf_base_platform;
1836
1837 void cpu_probe(void)
1838 {
1839         struct cpuinfo_mips *c = &current_cpu_data;
1840         unsigned int cpu = smp_processor_id();
1841
1842         /*
1843          * Set a default elf platform, cpu probe may later
1844          * overwrite it with a more precise value
1845          */
1846         set_elf_platform(cpu, "mips");
1847
1848         c->processor_id = PRID_IMP_UNKNOWN;
1849         c->fpu_id       = FPIR_IMP_NONE;
1850         c->cputype      = CPU_UNKNOWN;
1851         c->writecombine = _CACHE_UNCACHED;
1852
1853         c->fpu_csr31    = FPU_CSR_RN;
1854         c->fpu_msk31    = FPU_CSR_RSVD | FPU_CSR_ABS2008 | FPU_CSR_NAN2008;
1855
1856         c->processor_id = read_c0_prid();
1857         switch (c->processor_id & PRID_COMP_MASK) {
1858         case PRID_COMP_LEGACY:
1859                 cpu_probe_legacy(c, cpu);
1860                 break;
1861         case PRID_COMP_MIPS:
1862                 cpu_probe_mips(c, cpu);
1863                 break;
1864         case PRID_COMP_ALCHEMY:
1865         case PRID_COMP_NETLOGIC:
1866                 cpu_probe_alchemy(c, cpu);
1867                 break;
1868         case PRID_COMP_SIBYTE:
1869                 cpu_probe_sibyte(c, cpu);
1870                 break;
1871         case PRID_COMP_BROADCOM:
1872                 cpu_probe_broadcom(c, cpu);
1873                 break;
1874         case PRID_COMP_SANDCRAFT:
1875                 cpu_probe_sandcraft(c, cpu);
1876                 break;
1877         case PRID_COMP_NXP:
1878                 cpu_probe_nxp(c, cpu);
1879                 break;
1880         case PRID_COMP_CAVIUM:
1881                 cpu_probe_cavium(c, cpu);
1882                 break;
1883         case PRID_COMP_LOONGSON:
1884                 cpu_probe_loongson(c, cpu);
1885                 break;
1886         case PRID_COMP_INGENIC_13:
1887         case PRID_COMP_INGENIC_D0:
1888         case PRID_COMP_INGENIC_D1:
1889         case PRID_COMP_INGENIC_E1:
1890                 cpu_probe_ingenic(c, cpu);
1891                 break;
1892         }
1893
1894         BUG_ON(!__cpu_name[cpu]);
1895         BUG_ON(c->cputype == CPU_UNKNOWN);
1896
1897         /*
1898          * Platform code can force the cpu type to optimize code
1899          * generation. In that case be sure the cpu type is correctly
1900          * manually setup otherwise it could trigger some nasty bugs.
1901          */
1902         BUG_ON(current_cpu_type() != c->cputype);
1903
1904         if (cpu_has_rixi) {
1905                 /* Enable the RIXI exceptions */
1906                 set_c0_pagegrain(PG_IEC);
1907                 back_to_back_c0_hazard();
1908                 /* Verify the IEC bit is set */
1909                 if (read_c0_pagegrain() & PG_IEC)
1910                         c->options |= MIPS_CPU_RIXIEX;
1911         }
1912
1913         if (mips_fpu_disabled)
1914                 c->options &= ~MIPS_CPU_FPU;
1915
1916         if (mips_dsp_disabled)
1917                 c->ases &= ~(MIPS_ASE_DSP | MIPS_ASE_DSP2P);
1918
1919         if (mips_htw_disabled) {
1920                 c->options &= ~MIPS_CPU_HTW;
1921                 write_c0_pwctl(read_c0_pwctl() &
1922                                ~(1 << MIPS_PWCTL_PWEN_SHIFT));
1923         }
1924
1925         if (c->options & MIPS_CPU_FPU)
1926                 cpu_set_fpu_opts(c);
1927         else
1928                 cpu_set_nofpu_opts(c);
1929
1930         if (cpu_has_mips_r2_r6) {
1931                 c->srsets = ((read_c0_srsctl() >> 26) & 0x0f) + 1;
1932                 /* R2 has Performance Counter Interrupt indicator */
1933                 c->options |= MIPS_CPU_PCI;
1934         }
1935         else
1936                 c->srsets = 1;
1937
1938         if (cpu_has_mips_r6)
1939                 elf_hwcap |= HWCAP_MIPS_R6;
1940
1941         if (cpu_has_msa) {
1942                 c->msa_id = cpu_get_msa_id();
1943                 WARN(c->msa_id & MSA_IR_WRPF,
1944                      "Vector register partitioning unimplemented!");
1945                 elf_hwcap |= HWCAP_MIPS_MSA;
1946         }
1947
1948         if (cpu_has_mips16)
1949                 elf_hwcap |= HWCAP_MIPS_MIPS16;
1950
1951         if (cpu_has_mdmx)
1952                 elf_hwcap |= HWCAP_MIPS_MDMX;
1953
1954         if (cpu_has_mips3d)
1955                 elf_hwcap |= HWCAP_MIPS_MIPS3D;
1956
1957         if (cpu_has_smartmips)
1958                 elf_hwcap |= HWCAP_MIPS_SMARTMIPS;
1959
1960         if (cpu_has_dsp)
1961                 elf_hwcap |= HWCAP_MIPS_DSP;
1962
1963         if (cpu_has_dsp2)
1964                 elf_hwcap |= HWCAP_MIPS_DSP2;
1965
1966         if (cpu_has_dsp3)
1967                 elf_hwcap |= HWCAP_MIPS_DSP3;
1968
1969         if (cpu_has_mips16e2)
1970                 elf_hwcap |= HWCAP_MIPS_MIPS16E2;
1971
1972         if (cpu_has_loongson_mmi)
1973                 elf_hwcap |= HWCAP_LOONGSON_MMI;
1974
1975         if (cpu_has_loongson_ext)
1976                 elf_hwcap |= HWCAP_LOONGSON_EXT;
1977
1978         if (cpu_has_loongson_ext2)
1979                 elf_hwcap |= HWCAP_LOONGSON_EXT2;
1980
1981         if (cpu_has_vz)
1982                 cpu_probe_vz(c);
1983
1984         cpu_probe_vmbits(c);
1985
1986         /* Synthesize CPUCFG data if running on Loongson processors;
1987          * no-op otherwise.
1988          *
1989          * This looks at previously probed features, so keep this at bottom.
1990          */
1991         loongson3_cpucfg_synthesize_data(c);
1992
1993 #ifdef CONFIG_64BIT
1994         if (cpu == 0)
1995                 __ua_limit = ~((1ull << cpu_vmbits) - 1);
1996 #endif
1997
1998         reserve_exception_space(0, 0x1000);
1999 }
2000
2001 void cpu_report(void)
2002 {
2003         struct cpuinfo_mips *c = &current_cpu_data;
2004
2005         pr_info("CPU%d revision is: %08x (%s)\n",
2006                 smp_processor_id(), c->processor_id, cpu_name_string());
2007         if (c->options & MIPS_CPU_FPU)
2008                 printk(KERN_INFO "FPU revision is: %08x\n", c->fpu_id);
2009         if (cpu_has_msa)
2010                 pr_info("MSA revision is: %08x\n", c->msa_id);
2011 }
2012
2013 void cpu_set_cluster(struct cpuinfo_mips *cpuinfo, unsigned int cluster)
2014 {
2015         /* Ensure the core number fits in the field */
2016         WARN_ON(cluster > (MIPS_GLOBALNUMBER_CLUSTER >>
2017                            MIPS_GLOBALNUMBER_CLUSTER_SHF));
2018
2019         cpuinfo->globalnumber &= ~MIPS_GLOBALNUMBER_CLUSTER;
2020         cpuinfo->globalnumber |= cluster << MIPS_GLOBALNUMBER_CLUSTER_SHF;
2021 }
2022
2023 void cpu_set_core(struct cpuinfo_mips *cpuinfo, unsigned int core)
2024 {
2025         /* Ensure the core number fits in the field */
2026         WARN_ON(core > (MIPS_GLOBALNUMBER_CORE >> MIPS_GLOBALNUMBER_CORE_SHF));
2027
2028         cpuinfo->globalnumber &= ~MIPS_GLOBALNUMBER_CORE;
2029         cpuinfo->globalnumber |= core << MIPS_GLOBALNUMBER_CORE_SHF;
2030 }
2031
2032 void cpu_set_vpe_id(struct cpuinfo_mips *cpuinfo, unsigned int vpe)
2033 {
2034         /* Ensure the VP(E) ID fits in the field */
2035         WARN_ON(vpe > (MIPS_GLOBALNUMBER_VP >> MIPS_GLOBALNUMBER_VP_SHF));
2036
2037         /* Ensure we're not using VP(E)s without support */
2038         WARN_ON(vpe && !IS_ENABLED(CONFIG_MIPS_MT_SMP) &&
2039                 !IS_ENABLED(CONFIG_CPU_MIPSR6));
2040
2041         cpuinfo->globalnumber &= ~MIPS_GLOBALNUMBER_VP;
2042         cpuinfo->globalnumber |= vpe << MIPS_GLOBALNUMBER_VP_SHF;
2043 }