1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 * Device Tree Source for the RZ/{G2L,V2L} SMARC pincontrol parts
5 * Copyright (C) 2021 Renesas Electronics Corp.
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/pinctrl/rzg2l-pinctrl.h>
12 pinctrl-0 = <&sound_clk_pins>;
13 pinctrl-names = "default";
16 pinmux = <RZG2L_PORT_PINMUX(10, 1, 2)>, /* TX */
17 <RZG2L_PORT_PINMUX(11, 0, 2)>; /* RX */
20 /* SW7 should be at position 2->3 so that GPIO8_CAN0_STB line is activated */
23 gpios = <RZG2L_GPIO(42, 2) GPIO_ACTIVE_HIGH>;
25 line-name = "can0_stb";
29 pinmux = <RZG2L_PORT_PINMUX(12, 1, 2)>, /* TX */
30 <RZG2L_PORT_PINMUX(13, 0, 2)>; /* RX */
33 /* SW8 should be at position 2->3 so that GPIO9_CAN1_STB line is activated */
36 gpios = <RZG2L_GPIO(42, 3) GPIO_ACTIVE_HIGH>;
38 line-name = "can1_stb";
42 pins = "RIIC0_SDA", "RIIC0_SCL";
47 pins = "RIIC1_SDA", "RIIC1_SCL";
52 pinmux = <RZG2L_PORT_PINMUX(18, 0, 3)>, /* SDA */
53 <RZG2L_PORT_PINMUX(18, 1, 3)>; /* SCL */
57 mtu3-ext-clk-input-pin {
58 pinmux = <RZG2L_PORT_PINMUX(48, 0, 4)>, /* MTCLKA */
59 <RZG2L_PORT_PINMUX(48, 1, 4)>; /* MTCLKB */
63 pinmux = <RZG2L_PORT_PINMUX(44, 0, 4)>, /* MTIOC3A */
64 <RZG2L_PORT_PINMUX(44, 1, 4)>, /* MTIOC3B */
65 <RZG2L_PORT_PINMUX(44, 2, 4)>, /* MTIOC3C */
66 <RZG2L_PORT_PINMUX(44, 3, 4)>; /* MTIOC3D */
69 #if MTU3_COUNTER_Z_PHASE_SIGNAL
71 pinmux = <RZG2L_PORT_PINMUX(19, 0, 3)>; /* MTIOC1A */
73 #endif /* MTU3_COUNTER_Z_PHASE_SIGNAL */
77 pinmux = <RZG2L_PORT_PINMUX(38, 0, 1)>, /* TxD */
78 <RZG2L_PORT_PINMUX(38, 1, 1)>; /* RxD */
82 pinmux = <RZG2L_PORT_PINMUX(48, 0, 1)>, /* TxD */
83 <RZG2L_PORT_PINMUX(48, 1, 1)>, /* RxD */
84 <RZG2L_PORT_PINMUX(48, 3, 1)>, /* CTS# */
85 <RZG2L_PORT_PINMUX(48, 4, 1)>; /* RTS# */
90 gpios = <RZG2L_GPIO(39, 2) GPIO_ACTIVE_HIGH>;
92 line-name = "sd1_pwr_en";
97 pins = "SD1_DATA0", "SD1_DATA1", "SD1_DATA2", "SD1_DATA3";
98 power-source = <3300>;
102 pins = "SD1_CLK", "SD1_CMD";
103 power-source = <3300>;
107 pinmux = <RZG2L_PORT_PINMUX(19, 0, 1)>; /* SD1_CD */
111 sdhi1_pins_uhs: sd1_uhs {
113 pins = "SD1_DATA0", "SD1_DATA1", "SD1_DATA2", "SD1_DATA3";
114 power-source = <1800>;
118 pins = "SD1_CLK", "SD1_CMD";
119 power-source = <1800>;
123 pinmux = <RZG2L_PORT_PINMUX(19, 0, 1)>; /* SD1_CD */
127 sound_clk_pins: sound_clk {
128 pins = "AUDIO_CLK1", "AUDIO_CLK2";
133 pinmux = <RZG2L_PORT_PINMUX(44, 0, 1)>, /* CK */
134 <RZG2L_PORT_PINMUX(44, 1, 1)>, /* MOSI */
135 <RZG2L_PORT_PINMUX(44, 2, 1)>, /* MISO */
136 <RZG2L_PORT_PINMUX(44, 3, 1)>; /* SSL */
140 pinmux = <RZG2L_PORT_PINMUX(45, 0, 1)>, /* BCK */
141 <RZG2L_PORT_PINMUX(45, 1, 1)>, /* RCK */
142 <RZG2L_PORT_PINMUX(45, 2, 1)>, /* TXD */
143 <RZG2L_PORT_PINMUX(45, 3, 1)>; /* RXD */
147 pinmux = <RZG2L_PORT_PINMUX(4, 0, 1)>, /* VBUS */
148 <RZG2L_PORT_PINMUX(5, 0, 1)>, /* OVC */
149 <RZG2L_PORT_PINMUX(5, 1, 1)>; /* OTG_ID */
153 pinmux = <RZG2L_PORT_PINMUX(42, 0, 1)>, /* VBUS */
154 <RZG2L_PORT_PINMUX(42, 1, 1)>; /* OVC */