1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 * Copyright (c) 2018 NXP
4 * Copyright (c) 2019 Engicam srl
5 * Copyright (c) 2020 Amarula Solutions(India)
10 #include "imx8mp.dtsi"
11 #include "imx8mp-icore-mx8mp.dtsi"
12 #include <dt-bindings/usb/pd.h>
15 model = "Engicam i.Core MX8M Plus EDIMM2.2 Starter Kit";
16 compatible = "engicam,icore-mx8mp-edimm2.2", "engicam,icore-mx8mp",
23 reg_usb1_vbus: regulator-usb1 {
24 compatible = "regulator-fixed";
26 gpio = <&gpio1 14 GPIO_ACTIVE_HIGH>;
27 pinctrl-names = "default";
28 pinctrl-0 = <&pinctrl_reg_usb1>;
29 regulator-max-microvolt = <5000000>;
30 regulator-min-microvolt = <5000000>;
31 regulator-name = "usb1_host_vbus";
34 reg_usdhc2_vmmc: regulator-usdhc2 {
35 compatible = "regulator-fixed";
37 gpio = <&gpio2 19 GPIO_ACTIVE_HIGH>;
38 pinctrl-names = "default";
39 pinctrl-0 = <&pinctrl_reg_usdhc2_vmmc>;
40 regulator-max-microvolt = <3300000>;
41 regulator-min-microvolt = <3300000>;
42 regulator-name = "VSD_3V3";
48 pinctrl-names = "default";
49 pinctrl-0 = <&pinctrl_eqos>;
50 phy-handle = <ðphy0>;
51 phy-mode = "rgmii-id";
55 compatible = "snps,dwmac-mdio";
59 ethphy0: ethernet-phy@7 {
60 compatible = "ethernet-phy-ieee802.3-c22";
61 micrel,led-mode = <0>;
69 pinctrl-names = "default";
70 pinctrl-0 = <&pinctrl_uart2>;
102 cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;
104 pinctrl-names = "default" ;
105 pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
106 vmmc-supply = <®_usdhc2_vmmc>;
111 pinctrl_eqos: eqosgrp {
113 MX8MP_IOMUXC_ENET_MDC__ENET_QOS_MDC 0x2
114 MX8MP_IOMUXC_ENET_MDIO__ENET_QOS_MDIO 0x2
115 MX8MP_IOMUXC_ENET_RD0__ENET_QOS_RGMII_RD0 0x90
116 MX8MP_IOMUXC_ENET_RD1__ENET_QOS_RGMII_RD1 0x90
117 MX8MP_IOMUXC_ENET_RD2__ENET_QOS_RGMII_RD2 0x90
118 MX8MP_IOMUXC_ENET_RD3__ENET_QOS_RGMII_RD3 0x90
119 MX8MP_IOMUXC_ENET_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_CLK 0x90
120 MX8MP_IOMUXC_ENET_RX_CTL__ENET_QOS_RGMII_RX_CTL 0x90
121 MX8MP_IOMUXC_ENET_TD0__ENET_QOS_RGMII_TD0 0x16
122 MX8MP_IOMUXC_ENET_TD1__ENET_QOS_RGMII_TD1 0x16
123 MX8MP_IOMUXC_ENET_TD2__ENET_QOS_RGMII_TD2 0x16
124 MX8MP_IOMUXC_ENET_TD3__ENET_QOS_RGMII_TD3 0x16
125 MX8MP_IOMUXC_ENET_TX_CTL__ENET_QOS_RGMII_TX_CTL 0x16
126 MX8MP_IOMUXC_ENET_TXC__CCM_ENET_QOS_CLOCK_GENERATE_TX_CLK 0x16
127 MX8MP_IOMUXC_NAND_DATA01__GPIO3_IO07 0x10
131 pinctrl_uart2: uart2grp {
133 MX8MP_IOMUXC_UART2_RXD__UART2_DCE_RX 0x40
134 MX8MP_IOMUXC_UART2_TXD__UART2_DCE_TX 0x40
138 pinctrl_uart3: uart3grp {
140 MX8MP_IOMUXC_UART3_RXD__UART3_DCE_RX 0x140
141 MX8MP_IOMUXC_UART3_TXD__UART3_DCE_TX 0x140
142 MX8MP_IOMUXC_SD1_STROBE__UART3_DCE_CTS 0x140
146 pinctrl_usdhc2: usdhc2grp {
148 MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK 0x190
149 MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD 0x1d0
150 MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0 0x1d0
151 MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1 0x1d0
152 MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2 0x1d0
153 MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3 0x1d0
154 MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT 0xc0
158 pinctrl_usdhc2_gpio: usdhc2gpiogrp {
160 MX8MP_IOMUXC_SD2_CD_B__GPIO2_IO12 0x1c4
164 pinctrl_reg_usb1: regusb1grp {
166 MX8MP_IOMUXC_GPIO1_IO14__GPIO1_IO14 0x10
170 pinctrl_reg_usdhc2_vmmc: regusdhc2vmmcgrp {
172 MX8MP_IOMUXC_SD2_RESET_B__GPIO2_IO19 0x40