1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (C) 2014 STMicroelectronics Limited.
4 * Author: Giuseppe Cavallaro <peppe.cavallaro@st.com>
6 #include "stih407-pinctrl.dtsi"
7 #include <dt-bindings/mfd/st-lpc.h>
8 #include <dt-bindings/phy/phy.h>
9 #include <dt-bindings/reset/stih407-resets.h>
10 #include <dt-bindings/interrupt-controller/irq-st.h>
20 gp0_reserved: rproc@45000000 {
21 compatible = "shared-dma-pool";
22 reg = <0x45000000 0x00400000>;
26 delta_reserved: rproc@44000000 {
27 compatible = "shared-dma-pool";
28 reg = <0x44000000 0x01000000>;
38 compatible = "arm,cortex-a9";
41 /* u-boot puts hpen in SBC dmem at 0xa4 offset */
42 cpu-release-addr = <0x94100A4>;
45 operating-points = <1500000 0
52 clock-latency = <100000>;
53 cpu0-supply = <&pwm_regulator>;
54 st,syscfg = <&syscfg_core 0x8e0>;
58 compatible = "arm,cortex-a9";
61 /* u-boot puts hpen in SBC dmem at 0xa4 offset */
62 cpu-release-addr = <0x94100A4>;
65 operating-points = <1500000 0
72 intc: interrupt-controller@8761000 {
73 compatible = "arm,cortex-a9-gic";
74 #interrupt-cells = <3>;
76 reg = <0x08761000 0x1000>, <0x08760100 0x100>;
80 compatible = "arm,cortex-a9-scu";
81 reg = <0x08760000 0x1000>;
85 interrupt-parent = <&intc>;
86 compatible = "arm,cortex-a9-global-timer";
87 reg = <0x08760200 0x100>;
88 interrupts = <GIC_PPI 11 IRQ_TYPE_LEVEL_HIGH>;
89 clocks = <&arm_periph_clk>;
92 l2: cache-controller@8762000 {
93 compatible = "arm,pl310-cache";
94 reg = <0x08762000 0x1000>;
95 arm,data-latency = <3 3 3>;
96 arm,tag-latency = <2 2 2>;
102 interrupt-parent = <&intc>;
103 compatible = "arm,cortex-a9-pmu";
104 interrupts = <GIC_PPI 15 IRQ_TYPE_LEVEL_HIGH>;
107 pwm_regulator: pwm-regulator {
108 compatible = "pwm-regulator";
109 pwms = <&pwm1 3 8448>;
110 regulator-name = "CPU_1V0_AVS";
111 regulator-min-microvolt = <784000>;
112 regulator-max-microvolt = <1299000>;
114 max-duty-cycle = <255>;
118 restart: restart-controller {
119 compatible = "st,stih407-restart";
120 st,syscfg = <&syscfg_sbc_reg>;
124 powerdown: powerdown-controller {
125 compatible = "st,stih407-powerdown";
129 softreset: softreset-controller {
130 compatible = "st,stih407-softreset";
134 picophyreset: picophyreset-controller {
135 compatible = "st,stih407-picophyreset";
140 compatible = "st,stih407-irq-syscfg";
141 st,syscfg = <&syscfg_core>;
142 st,irq-device = <ST_IRQ_SYSCFG_PMU_0>,
143 <ST_IRQ_SYSCFG_PMU_1>;
144 st,fiq-device = <ST_IRQ_SYSCFG_DISABLED>,
145 <ST_IRQ_SYSCFG_DISABLED>;
148 usb2_picophy0: phy1 {
149 compatible = "st,stih407-usb2-phy";
151 st,syscfg = <&syscfg_core 0x100 0xf4>;
152 resets = <&softreset STIH407_PICOPHY_SOFTRESET>,
153 <&picophyreset STIH407_PICOPHY2_RESET>;
154 reset-names = "global", "port";
157 miphy28lp_phy: miphy28lp {
158 compatible = "st,miphy28lp-phy";
159 st,syscfg = <&syscfg_core>;
160 #address-cells = <1>;
164 phy_port0: port@9b22000 {
165 reg = <0x9b22000 0xff>,
168 reg-names = "sata-up",
172 st,syscfg = <0x114 0x818 0xe0 0xec>;
175 reset-names = "miphy-sw-rst";
176 resets = <&softreset STIH407_MIPHY0_SOFTRESET>;
179 phy_port1: port@9b2a000 {
180 reg = <0x9b2a000 0xff>,
183 reg-names = "sata-up",
187 st,syscfg = <0x118 0x81c 0xe4 0xf0>;
191 reset-names = "miphy-sw-rst";
192 resets = <&softreset STIH407_MIPHY1_SOFTRESET>;
195 phy_port2: port@8f95000 {
196 reg = <0x8f95000 0xff>,
201 st,syscfg = <0x11c 0x820>;
205 reset-names = "miphy-sw-rst";
206 resets = <&softreset STIH407_MIPHY2_SOFTRESET>;
210 st231_gp0: st231-gp0 {
211 compatible = "st,st231-rproc";
212 memory-region = <&gp0_reserved>;
213 resets = <&softreset STIH407_ST231_GP0_SOFTRESET>;
214 reset-names = "sw_reset";
215 clocks = <&clk_s_c0_flexgen CLK_ST231_GP_0>;
216 clock-frequency = <600000000>;
217 st,syscfg = <&syscfg_core 0x22c>;
219 mbox-names = "vq0_rx", "vq0_tx", "vq1_rx", "vq1_tx";
220 mboxes = <&mailbox0 0 2>, <&mailbox2 0 1>, <&mailbox0 0 3>, <&mailbox2 0 0>;
223 st231_delta: st231-delta {
224 compatible = "st,st231-rproc";
225 memory-region = <&delta_reserved>;
226 resets = <&softreset STIH407_ST231_DMU_SOFTRESET>;
227 reset-names = "sw_reset";
228 clocks = <&clk_s_c0_flexgen CLK_ST231_DMU>;
229 clock-frequency = <600000000>;
230 st,syscfg = <&syscfg_core 0x224>;
232 mbox-names = "vq0_rx", "vq0_tx", "vq1_rx", "vq1_tx";
233 mboxes = <&mailbox0 0 0>, <&mailbox3 0 1>, <&mailbox0 0 1>, <&mailbox3 0 0>;
237 compatible = "st,st-delta";
238 clock-names = "delta",
240 "delta-flash-promip";
241 clocks = <&clk_s_c0_flexgen CLK_VID_DMU>,
242 <&clk_s_c0_flexgen CLK_ST231_DMU>,
243 <&clk_s_c0_flexgen CLK_FLASH_PROMIP>;
247 #address-cells = <1>;
249 interrupt-parent = <&intc>;
251 compatible = "simple-bus";
253 syscfg_sbc: sbc-syscfg@9620000 {
254 compatible = "st,stih407-sbc-syscfg", "syscon";
255 reg = <0x9620000 0x1000>;
258 syscfg_front: front-syscfg@9280000 {
259 compatible = "st,stih407-front-syscfg", "syscon";
260 reg = <0x9280000 0x1000>;
263 syscfg_rear: rear-syscfg@9290000 {
264 compatible = "st,stih407-rear-syscfg", "syscon";
265 reg = <0x9290000 0x1000>;
268 syscfg_flash: flash-syscfg@92a0000 {
269 compatible = "st,stih407-flash-syscfg", "syscon";
270 reg = <0x92a0000 0x1000>;
273 syscfg_sbc_reg: fvdp-lite-syscfg@9600000 {
274 compatible = "st,stih407-sbc-reg-syscfg", "syscon";
275 reg = <0x9600000 0x1000>;
278 syscfg_core: core-syscfg@92b0000 {
279 compatible = "st,stih407-core-syscfg", "syscon";
280 reg = <0x92b0000 0x1000>;
282 sti_sasg_codec: sti-sasg-codec {
283 compatible = "st,stih407-sas-codec";
284 #sound-dai-cells = <1>;
286 st,syscfg = <&syscfg_core>;
290 syscfg_lpm: lpm-syscfg@94b5100 {
291 compatible = "st,stih407-lpm-syscfg", "syscon";
292 reg = <0x94b5100 0x1000>;
296 vtg_main: sti-vtg-main@8d02800 {
297 compatible = "st,vtg";
298 reg = <0x8d02800 0x200>;
299 interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>;
302 vtg_aux: sti-vtg-aux@8d00200 {
303 compatible = "st,vtg";
304 reg = <0x8d00200 0x100>;
305 interrupts = <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>;
309 compatible = "st,asc";
310 reg = <0x9830000 0x2c>;
311 interrupts = <GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>;
312 clocks = <&clk_s_c0_flexgen CLK_EXT2F_A9>;
313 /* Pinctrl moved out to a per-board configuration */
319 compatible = "st,asc";
320 reg = <0x9831000 0x2c>;
321 interrupts = <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>;
322 pinctrl-names = "default";
323 pinctrl-0 = <&pinctrl_serial1>;
324 clocks = <&clk_s_c0_flexgen CLK_EXT2F_A9>;
330 compatible = "st,asc";
331 reg = <0x9832000 0x2c>;
332 interrupts = <GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH>;
333 pinctrl-names = "default";
334 pinctrl-0 = <&pinctrl_serial2>;
335 clocks = <&clk_s_c0_flexgen CLK_EXT2F_A9>;
340 /* SBC_ASC0 - UART10 */
341 sbc_serial0: serial@9530000 {
342 compatible = "st,asc";
343 reg = <0x9530000 0x2c>;
344 interrupts = <GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>;
345 pinctrl-names = "default";
346 pinctrl-0 = <&pinctrl_sbc_serial0>;
347 clocks = <&clk_sysin>;
353 compatible = "st,asc";
354 reg = <0x9531000 0x2c>;
355 interrupts = <GIC_SPI 139 IRQ_TYPE_LEVEL_HIGH>;
356 pinctrl-names = "default";
357 pinctrl-0 = <&pinctrl_sbc_serial1>;
358 clocks = <&clk_sysin>;
364 compatible = "st,comms-ssc4-i2c";
365 interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
366 reg = <0x9840000 0x110>;
367 clocks = <&clk_s_c0_flexgen CLK_EXT2F_A9>;
369 clock-frequency = <400000>;
370 pinctrl-names = "default";
371 pinctrl-0 = <&pinctrl_i2c0_default>;
372 #address-cells = <1>;
379 compatible = "st,comms-ssc4-i2c";
380 reg = <0x9841000 0x110>;
381 interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;
382 clocks = <&clk_s_c0_flexgen CLK_EXT2F_A9>;
384 clock-frequency = <400000>;
385 pinctrl-names = "default";
386 pinctrl-0 = <&pinctrl_i2c1_default>;
387 #address-cells = <1>;
394 compatible = "st,comms-ssc4-i2c";
395 reg = <0x9842000 0x110>;
396 interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>;
397 clocks = <&clk_s_c0_flexgen CLK_EXT2F_A9>;
399 clock-frequency = <400000>;
400 pinctrl-names = "default";
401 pinctrl-0 = <&pinctrl_i2c2_default>;
402 #address-cells = <1>;
409 compatible = "st,comms-ssc4-i2c";
410 reg = <0x9843000 0x110>;
411 interrupts = <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>;
412 clocks = <&clk_s_c0_flexgen CLK_EXT2F_A9>;
414 clock-frequency = <400000>;
415 pinctrl-names = "default";
416 pinctrl-0 = <&pinctrl_i2c3_default>;
417 #address-cells = <1>;
424 compatible = "st,comms-ssc4-i2c";
425 reg = <0x9844000 0x110>;
426 interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>;
427 clocks = <&clk_s_c0_flexgen CLK_EXT2F_A9>;
429 clock-frequency = <400000>;
430 pinctrl-names = "default";
431 pinctrl-0 = <&pinctrl_i2c4_default>;
432 #address-cells = <1>;
439 compatible = "st,comms-ssc4-i2c";
440 reg = <0x9845000 0x110>;
441 interrupts = <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>;
442 clocks = <&clk_s_c0_flexgen CLK_EXT2F_A9>;
444 clock-frequency = <400000>;
445 pinctrl-names = "default";
446 pinctrl-0 = <&pinctrl_i2c5_default>;
447 #address-cells = <1>;
456 compatible = "st,comms-ssc4-i2c";
457 reg = <0x9540000 0x110>;
458 interrupts = <GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH>;
459 clocks = <&clk_sysin>;
461 clock-frequency = <400000>;
462 pinctrl-names = "default";
463 pinctrl-0 = <&pinctrl_i2c10_default>;
464 #address-cells = <1>;
471 compatible = "st,comms-ssc4-i2c";
472 reg = <0x9541000 0x110>;
473 interrupts = <GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>;
474 clocks = <&clk_sysin>;
476 clock-frequency = <400000>;
477 pinctrl-names = "default";
478 pinctrl-0 = <&pinctrl_i2c11_default>;
479 #address-cells = <1>;
486 compatible = "st,comms-ssc4-spi";
487 reg = <0x9840000 0x110>;
488 interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
489 clocks = <&clk_s_c0_flexgen CLK_EXT2F_A9>;
491 pinctrl-0 = <&pinctrl_spi0_default>;
492 pinctrl-names = "default";
493 #address-cells = <1>;
500 compatible = "st,comms-ssc4-spi";
501 reg = <0x9841000 0x110>;
502 interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;
503 clocks = <&clk_s_c0_flexgen CLK_EXT2F_A9>;
505 pinctrl-names = "default";
506 pinctrl-0 = <&pinctrl_spi1_default>;
507 #address-cells = <1>;
514 compatible = "st,comms-ssc4-spi";
515 reg = <0x9842000 0x110>;
516 interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>;
517 clocks = <&clk_s_c0_flexgen CLK_EXT2F_A9>;
519 pinctrl-names = "default";
520 pinctrl-0 = <&pinctrl_spi2_default>;
521 #address-cells = <1>;
528 compatible = "st,comms-ssc4-spi";
529 reg = <0x9843000 0x110>;
530 interrupts = <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>;
531 clocks = <&clk_s_c0_flexgen CLK_EXT2F_A9>;
533 pinctrl-names = "default";
534 pinctrl-0 = <&pinctrl_spi3_default>;
535 #address-cells = <1>;
542 compatible = "st,comms-ssc4-spi";
543 reg = <0x9844000 0x110>;
544 interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>;
545 clocks = <&clk_s_c0_flexgen CLK_EXT2F_A9>;
547 pinctrl-names = "default";
548 pinctrl-0 = <&pinctrl_spi4_default>;
549 #address-cells = <1>;
557 compatible = "st,comms-ssc4-spi";
558 reg = <0x9540000 0x110>;
559 interrupts = <GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH>;
560 clocks = <&clk_sysin>;
562 pinctrl-names = "default";
563 pinctrl-0 = <&pinctrl_spi10_default>;
564 #address-cells = <1>;
571 compatible = "st,comms-ssc4-spi";
572 reg = <0x9541000 0x110>;
573 interrupts = <GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>;
574 clocks = <&clk_sysin>;
576 pinctrl-names = "default";
577 pinctrl-0 = <&pinctrl_spi11_default>;
578 #address-cells = <1>;
585 compatible = "st,comms-ssc4-spi";
586 reg = <0x9542000 0x110>;
587 interrupts = <GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH>;
588 clocks = <&clk_sysin>;
590 pinctrl-names = "default";
591 pinctrl-0 = <&pinctrl_spi12_default>;
592 #address-cells = <1>;
598 mmc0: sdhci@9060000 {
599 compatible = "st,sdhci-stih407", "st,sdhci";
601 reg = <0x09060000 0x7ff>, <0x9061008 0x20>;
602 reg-names = "mmc", "top-mmc-delay";
603 interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>;
604 interrupt-names = "mmcirq";
605 pinctrl-names = "default";
606 pinctrl-0 = <&pinctrl_mmc0>;
607 clock-names = "mmc", "icn";
608 clocks = <&clk_s_c0_flexgen CLK_MMC_0>,
609 <&clk_s_c0_flexgen CLK_RX_ICN_HVA>;
613 mmc1: sdhci@9080000 {
614 compatible = "st,sdhci-stih407", "st,sdhci";
616 reg = <0x09080000 0x7ff>;
618 interrupts = <GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>;
619 interrupt-names = "mmcirq";
620 pinctrl-names = "default";
621 pinctrl-0 = <&pinctrl_sd1>;
622 clock-names = "mmc", "icn";
623 clocks = <&clk_s_c0_flexgen CLK_MMC_1>,
624 <&clk_s_c0_flexgen CLK_RX_ICN_HVA>;
625 resets = <&softreset STIH407_MMC1_SOFTRESET>;
629 /* Watchdog and Real-Time Clock */
631 compatible = "st,stih407-lpc";
632 reg = <0x8787000 0x1000>;
633 interrupts = <GIC_SPI 129 IRQ_TYPE_EDGE_RISING>;
634 clocks = <&clk_s_d3_flexgen CLK_LPC_0>;
636 st,syscfg = <&syscfg_core>;
637 st,lpc-mode = <ST_LPC_MODE_WDT>;
641 compatible = "st,stih407-lpc";
642 reg = <0x8788000 0x1000>;
643 interrupts = <GIC_SPI 130 IRQ_TYPE_EDGE_RISING>;
644 clocks = <&clk_s_d3_flexgen CLK_LPC_1>;
645 st,lpc-mode = <ST_LPC_MODE_CLKSRC>;
648 spifsm: spifsm@9022000{
649 compatible = "st,spi-fsm";
650 reg = <0x9022000 0x1000>;
651 reg-names = "spi-fsm";
652 clocks = <&clk_s_c0_flexgen CLK_FLASH_PROMIP>;
653 clock-names = "emi_clk";
654 pinctrl-names = "default";
655 pinctrl-0 = <&pinctrl_fsm>;
656 st,syscfg = <&syscfg_core>;
657 st,boot-device-reg = <0x8c4>;
658 st,boot-device-spi = <0x68>;
663 sata0: sata@9b20000 {
664 compatible = "st,ahci";
665 reg = <0x9b20000 0x1000>;
667 interrupts = <GIC_SPI 159 IRQ_TYPE_LEVEL_HIGH>;
668 interrupt-names = "hostc";
670 phys = <&phy_port0 PHY_TYPE_SATA>;
671 phy-names = "ahci_phy";
673 resets = <&powerdown STIH407_SATA0_POWERDOWN>,
674 <&softreset STIH407_SATA0_SOFTRESET>,
675 <&softreset STIH407_SATA0_PWR_SOFTRESET>;
676 reset-names = "pwr-dwn", "sw-rst", "pwr-rst";
678 clock-names = "ahci_clk";
679 clocks = <&clk_s_c0_flexgen CLK_ICN_REG>;
681 ports-implemented = <0x1>;
686 sata1: sata@9b28000 {
687 compatible = "st,ahci";
688 reg = <0x9b28000 0x1000>;
690 interrupts = <GIC_SPI 170 IRQ_TYPE_LEVEL_HIGH>;
691 interrupt-names = "hostc";
693 phys = <&phy_port1 PHY_TYPE_SATA>;
694 phy-names = "ahci_phy";
696 resets = <&powerdown STIH407_SATA1_POWERDOWN>,
697 <&softreset STIH407_SATA1_SOFTRESET>,
698 <&softreset STIH407_SATA1_PWR_SOFTRESET>;
699 reset-names = "pwr-dwn",
703 clock-names = "ahci_clk";
704 clocks = <&clk_s_c0_flexgen CLK_ICN_REG>;
706 ports-implemented = <0x1>;
712 st_dwc3: dwc3@8f94000 {
713 compatible = "st,stih407-dwc3";
714 reg = <0x08f94000 0x1000>, <0x110 0x4>;
715 reg-names = "reg-glue", "syscfg-reg";
716 st,syscfg = <&syscfg_core>;
717 resets = <&powerdown STIH407_USB3_POWERDOWN>,
718 <&softreset STIH407_MIPHY2_SOFTRESET>;
719 reset-names = "powerdown", "softreset";
720 #address-cells = <1>;
722 pinctrl-names = "default";
723 pinctrl-0 = <&pinctrl_usb3>;
729 compatible = "snps,dwc3";
730 reg = <0x09900000 0x100000>;
731 interrupts = <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>;
733 phy-names = "usb2-phy", "usb3-phy";
734 phys = <&usb2_picophy0>,
735 <&phy_port2 PHY_TYPE_USB3>;
736 snps,dis_u3_susphy_quirk;
740 /* COMMS PWM Module */
742 compatible = "st,sti-pwm";
744 reg = <0x9810000 0x68>;
745 interrupts = <GIC_SPI 128 IRQ_TYPE_LEVEL_HIGH>;
746 pinctrl-names = "default";
747 pinctrl-0 = <&pinctrl_pwm0_chan0_default>;
749 clocks = <&clk_sysin>;
750 st,pwm-num-chan = <1>;
757 compatible = "st,sti-pwm";
759 reg = <0x9510000 0x68>;
760 interrupts = <GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>;
761 pinctrl-names = "default";
762 pinctrl-0 = <&pinctrl_pwm1_chan0_default
763 &pinctrl_pwm1_chan1_default
764 &pinctrl_pwm1_chan2_default
765 &pinctrl_pwm1_chan3_default>;
767 clocks = <&clk_sysin>;
768 st,pwm-num-chan = <4>;
774 compatible = "st,rng";
775 reg = <0x08a89000 0x1000>;
776 clocks = <&clk_sysin>;
781 compatible = "st,rng";
782 reg = <0x08a8a000 0x1000>;
783 clocks = <&clk_sysin>;
787 ethernet0: dwmac@9630000 {
788 device_type = "network";
790 compatible = "st,stih407-dwmac", "snps,dwmac", "snps,dwmac-3.710";
791 reg = <0x9630000 0x8000>, <0x80 0x4>;
792 reg-names = "stmmaceth", "sti-ethconf";
794 st,syscon = <&syscfg_sbc_reg 0x80>;
796 resets = <&softreset STIH407_ETH1_SOFTRESET>;
797 reset-names = "stmmaceth";
799 interrupts = <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>,
800 <GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>;
801 interrupt-names = "macirq", "eth_wake_irq";
806 pinctrl-names = "default";
807 pinctrl-0 = <&pinctrl_rgmii1>;
809 clock-names = "stmmaceth", "sti-ethclk";
810 clocks = <&clk_s_c0_flexgen CLK_EXT2F_A9>,
811 <&clk_s_c0_flexgen CLK_ETH_PHY>;
814 mailbox0: mailbox@8f00000 {
815 compatible = "st,stih407-mailbox";
816 reg = <0x8f00000 0x1000>;
817 interrupts = <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>;
823 mailbox1: mailbox@8f01000 {
824 compatible = "st,stih407-mailbox";
825 reg = <0x8f01000 0x1000>;
827 mbox-name = "st231_gp_1";
831 mailbox2: mailbox@8f02000 {
832 compatible = "st,stih407-mailbox";
833 reg = <0x8f02000 0x1000>;
835 mbox-name = "st231_gp_0";
839 mailbox3: mailbox@8f03000 {
840 compatible = "st,stih407-mailbox";
841 reg = <0x8f03000 0x1000>;
843 mbox-name = "st231_audio_video";
848 fdma0: dma-controller@8e20000 {
849 compatible = "st,stih407-fdma-mpe31-11", "st,slim-rproc";
850 reg = <0x8e20000 0x8000>,
854 reg-names = "slimcore", "dmem", "peripherals", "imem";
855 clocks = <&clk_s_c0_flexgen CLK_FDMA>,
856 <&clk_s_c0_flexgen CLK_EXT2F_A9>,
857 <&clk_s_c0_flexgen CLK_EXT2F_A9>,
858 <&clk_s_c0_flexgen CLK_EXT2F_A9>;
859 interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;
865 fdma1: dma-controller@8e40000 {
866 compatible = "st,stih407-fdma-mpe31-12", "st,slim-rproc";
867 reg = <0x8e40000 0x8000>,
871 reg-names = "slimcore", "dmem", "peripherals", "imem";
872 clocks = <&clk_s_c0_flexgen CLK_FDMA>,
873 <&clk_s_c0_flexgen CLK_TX_ICN_DMU>,
874 <&clk_s_c0_flexgen CLK_TX_ICN_DMU>,
875 <&clk_s_c0_flexgen CLK_EXT2F_A9>;
877 interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
884 /* fdma free running */
885 fdma2: dma-controller@8e60000 {
886 compatible = "st,stih407-fdma-mpe31-13", "st,slim-rproc";
887 reg = <0x8e60000 0x8000>,
891 reg-names = "slimcore", "dmem", "peripherals", "imem";
892 interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
895 clocks = <&clk_s_c0_flexgen CLK_FDMA>,
896 <&clk_s_c0_flexgen CLK_EXT2F_A9>,
897 <&clk_s_c0_flexgen CLK_TX_ICN_DISP_0>,
898 <&clk_s_c0_flexgen CLK_EXT2F_A9>;
903 sti_uni_player0: sti-uni-player@8d80000 {
904 compatible = "st,stih407-uni-player-hdmi";
905 #sound-dai-cells = <0>;
906 st,syscfg = <&syscfg_core>;
907 clocks = <&clk_s_d0_flexgen CLK_PCM_0>;
908 assigned-clocks = <&clk_s_d0_quadfs 0>, <&clk_s_d0_flexgen CLK_PCM_0>;
909 assigned-clock-parents = <0>, <&clk_s_d0_quadfs 0>;
910 assigned-clock-rates = <50000000>;
911 reg = <0x8d80000 0x158>;
912 interrupts = <GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>;
913 dmas = <&fdma0 2 0 1>;
919 sti_uni_player1: sti-uni-player@8d81000 {
920 compatible = "st,stih407-uni-player-pcm-out";
921 #sound-dai-cells = <0>;
922 st,syscfg = <&syscfg_core>;
923 clocks = <&clk_s_d0_flexgen CLK_PCM_1>;
924 assigned-clocks = <&clk_s_d0_quadfs 1>, <&clk_s_d0_flexgen CLK_PCM_1>;
925 assigned-clock-parents = <0>, <&clk_s_d0_quadfs 1>;
926 assigned-clock-rates = <50000000>;
927 reg = <0x8d81000 0x158>;
928 interrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>;
929 dmas = <&fdma0 3 0 1>;
935 sti_uni_player2: sti-uni-player@8d82000 {
936 compatible = "st,stih407-uni-player-dac";
937 #sound-dai-cells = <0>;
938 st,syscfg = <&syscfg_core>;
939 clocks = <&clk_s_d0_flexgen CLK_PCM_2>;
940 assigned-clocks = <&clk_s_d0_quadfs 2>, <&clk_s_d0_flexgen CLK_PCM_2>;
941 assigned-clock-parents = <0>, <&clk_s_d0_quadfs 2>;
942 assigned-clock-rates = <50000000>;
943 reg = <0x8d82000 0x158>;
944 interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;
945 dmas = <&fdma0 4 0 1>;
951 sti_uni_player3: sti-uni-player@8d85000 {
952 compatible = "st,stih407-uni-player-spdif";
953 #sound-dai-cells = <0>;
954 st,syscfg = <&syscfg_core>;
955 clocks = <&clk_s_d0_flexgen CLK_SPDIFF>;
956 assigned-clocks = <&clk_s_d0_quadfs 3>, <&clk_s_d0_flexgen CLK_SPDIFF>;
957 assigned-clock-parents = <0>, <&clk_s_d0_quadfs 3>;
958 assigned-clock-rates = <50000000>;
959 reg = <0x8d85000 0x158>;
960 interrupts = <GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>;
961 dmas = <&fdma0 7 0 1>;
967 sti_uni_reader0: sti-uni-reader@8d83000 {
968 compatible = "st,stih407-uni-reader-pcm_in";
969 #sound-dai-cells = <0>;
970 st,syscfg = <&syscfg_core>;
971 reg = <0x8d83000 0x158>;
972 interrupts = <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>;
973 dmas = <&fdma0 5 0 1>;
979 sti_uni_reader1: sti-uni-reader@8d84000 {
980 compatible = "st,stih407-uni-reader-hdmi";
981 #sound-dai-cells = <0>;
982 st,syscfg = <&syscfg_core>;
983 reg = <0x8d84000 0x158>;
984 interrupts = <GIC_SPI 88 IRQ_TYPE_LEVEL_HIGH>;
985 dmas = <&fdma0 6 0 1>;