1 // SPDX-License-Identifier: GPL-2.0
3 * Device Tree Source for the RZN1D-DB Board
5 * Copyright (C) 2018 Renesas Electronics Europe Limited
11 #include <dt-bindings/pinctrl/rzn1-pinctrl.h>
12 #include <dt-bindings/net/pcs-rzn1-miic.h>
14 #include "r9a06g032.dtsi"
17 model = "RZN1D-DB Board";
18 compatible = "renesas,rzn1d400-db", "renesas,r9a06g032";
21 stdout-path = "serial0:115200n8";
30 pinctrl-0 = <&pins_can0>;
31 pinctrl-names = "default";
33 /* Assuming CN10/CN11 are wired for CAN1 */
38 pinctrl-0 = <&pins_can1>;
39 pinctrl-names = "default";
41 /* Please only enable can0 or can1, depending on CN10/CN11 */
42 /* status = "okay"; */
47 renesas,miic-switch-portin = <MIIC_GMAC2_PORT>;
61 renesas,miic-input = <MIIC_SWITCH_PORTB>;
66 renesas,miic-input = <MIIC_SWITCH_PORTA>;
71 pins_can0: pins_can0 {
72 pinmux = <RZN1_PINMUX(162, RZN1_FUNC_CAN)>, /* CAN0_TXD */
73 <RZN1_PINMUX(163, RZN1_FUNC_CAN)>; /* CAN0_RXD */
77 pins_can1: pins_can1 {
78 pinmux = <RZN1_PINMUX(109, RZN1_FUNC_CAN)>, /* CAN1_TXD */
79 <RZN1_PINMUX(110, RZN1_FUNC_CAN)>; /* CAN1_RXD */
83 pins_eth3: pins_eth3 {
84 pinmux = <RZN1_PINMUX(36, RZN1_FUNC_CLK_ETH_MII_RGMII_RMII)>,
85 <RZN1_PINMUX(37, RZN1_FUNC_CLK_ETH_MII_RGMII_RMII)>,
86 <RZN1_PINMUX(38, RZN1_FUNC_CLK_ETH_MII_RGMII_RMII)>,
87 <RZN1_PINMUX(39, RZN1_FUNC_CLK_ETH_MII_RGMII_RMII)>,
88 <RZN1_PINMUX(40, RZN1_FUNC_CLK_ETH_MII_RGMII_RMII)>,
89 <RZN1_PINMUX(41, RZN1_FUNC_CLK_ETH_MII_RGMII_RMII)>,
90 <RZN1_PINMUX(42, RZN1_FUNC_CLK_ETH_MII_RGMII_RMII)>,
91 <RZN1_PINMUX(43, RZN1_FUNC_CLK_ETH_MII_RGMII_RMII)>,
92 <RZN1_PINMUX(44, RZN1_FUNC_CLK_ETH_MII_RGMII_RMII)>,
93 <RZN1_PINMUX(45, RZN1_FUNC_CLK_ETH_MII_RGMII_RMII)>,
94 <RZN1_PINMUX(46, RZN1_FUNC_CLK_ETH_MII_RGMII_RMII)>,
95 <RZN1_PINMUX(47, RZN1_FUNC_CLK_ETH_MII_RGMII_RMII)>;
100 pins_eth4: pins_eth4 {
101 pinmux = <RZN1_PINMUX(48, RZN1_FUNC_CLK_ETH_MII_RGMII_RMII)>,
102 <RZN1_PINMUX(49, RZN1_FUNC_CLK_ETH_MII_RGMII_RMII)>,
103 <RZN1_PINMUX(50, RZN1_FUNC_CLK_ETH_MII_RGMII_RMII)>,
104 <RZN1_PINMUX(51, RZN1_FUNC_CLK_ETH_MII_RGMII_RMII)>,
105 <RZN1_PINMUX(52, RZN1_FUNC_CLK_ETH_MII_RGMII_RMII)>,
106 <RZN1_PINMUX(53, RZN1_FUNC_CLK_ETH_MII_RGMII_RMII)>,
107 <RZN1_PINMUX(54, RZN1_FUNC_CLK_ETH_MII_RGMII_RMII)>,
108 <RZN1_PINMUX(55, RZN1_FUNC_CLK_ETH_MII_RGMII_RMII)>,
109 <RZN1_PINMUX(56, RZN1_FUNC_CLK_ETH_MII_RGMII_RMII)>,
110 <RZN1_PINMUX(57, RZN1_FUNC_CLK_ETH_MII_RGMII_RMII)>,
111 <RZN1_PINMUX(58, RZN1_FUNC_CLK_ETH_MII_RGMII_RMII)>,
112 <RZN1_PINMUX(59, RZN1_FUNC_CLK_ETH_MII_RGMII_RMII)>;
113 drive-strength = <6>;
117 pins_mdio1: pins_mdio1 {
118 pinmux = <RZN1_PINMUX(152, RZN1_FUNC_MDIO1_SWITCH)>,
119 <RZN1_PINMUX(153, RZN1_FUNC_MDIO1_SWITCH)>;
129 #address-cells = <1>;
132 pinctrl-names = "default";
133 pinctrl-0 = <&pins_eth3>, <&pins_eth4>, <&pins_mdio1>;
138 clock-frequency = <2500000>;
140 #address-cells = <1>;
143 switch0phy4: ethernet-phy@4 {
145 micrel,led-mode = <1>;
148 switch0phy5: ethernet-phy@5 {
150 micrel,led-mode = <1>;
158 phy-handle = <&switch0phy5>;
165 phy-handle = <&switch0phy4>;