1 // SPDX-License-Identifier: GPL-2.0+
3 * Copyright (c) 2021 Maxim Kutnij <gtk3@inbox.ru>
6 #include <dt-bindings/interrupt-controller/irq.h>
7 #include <dt-bindings/interrupt-controller/arm-gic.h>
12 compatible = "mediatek,mt6582";
13 interrupt-parent = <&sysirq>;
21 compatible = "arm,cortex-a7";
26 compatible = "arm,cortex-a7";
31 compatible = "arm,cortex-a7";
36 compatible = "arm,cortex-a7";
41 system_clk: dummy13m {
42 compatible = "fixed-clock";
43 clock-frequency = <13000000>;
48 compatible = "fixed-clock";
49 clock-frequency = <32000>;
54 compatible = "fixed-clock";
55 clock-frequency = <26000000>;
59 timer: timer@11008000 {
60 compatible = "mediatek,mt6577-timer";
61 reg = <0x10008000 0x80>;
62 interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_LOW>;
63 clocks = <&system_clk>, <&rtc_clk>;
64 clock-names = "system-clk", "rtc-clk";
67 sysirq: interrupt-controller@10200100 {
68 compatible = "mediatek,mt6582-sysirq",
69 "mediatek,mt6577-sysirq";
71 #interrupt-cells = <3>;
72 interrupt-parent = <&gic>;
73 reg = <0x10200100 0x1c>;
76 gic: interrupt-controller@10211000 {
77 compatible = "arm,cortex-a7-gic";
79 #interrupt-cells = <3>;
80 interrupt-parent = <&gic>;
81 reg = <0x10211000 0x1000>,
87 uart0: serial@11002000 {
88 compatible = "mediatek,mt6582-uart",
89 "mediatek,mt6577-uart";
90 reg = <0x11002000 0x400>;
91 interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_LOW>;
96 uart1: serial@11003000 {
97 compatible = "mediatek,mt6582-uart",
98 "mediatek,mt6577-uart";
99 reg = <0x11003000 0x400>;
100 interrupts = <GIC_SPI 52 IRQ_TYPE_LEVEL_LOW>;
101 clocks = <&uart_clk>;
105 uart2: serial@11004000 {
106 compatible = "mediatek,mt6582-uart",
107 "mediatek,mt6577-uart";
108 reg = <0x11004000 0x400>;
109 interrupts = <GIC_SPI 53 IRQ_TYPE_LEVEL_LOW>;
110 clocks = <&uart_clk>;
114 uart3: serial@11005000 {
115 compatible = "mediatek,mt6582-uart",
116 "mediatek,mt6577-uart";
117 reg = <0x11005000 0x400>;
118 interrupts = <GIC_SPI 54 IRQ_TYPE_LEVEL_LOW>;
119 clocks = <&uart_clk>;
123 watchdog: watchdog@10007000 {
124 compatible = "mediatek,mt6582-wdt",
125 "mediatek,mt6589-wdt";
126 reg = <0x10007000 0x100>;