2 * Copyright 2016 Gateworks Corporation
4 * This file is dual-licensed: you can use it either under the terms
5 * of the GPL or the X11 license, at your option. Note that this dual
6 * licensing only applies to this file, and not this project as a
9 * a) This file is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of
12 * the License, or (at your option) any later version.
14 * This file is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
19 * You should have received a copy of the GNU General Public
20 * License along with this file; if not, write to the Free
21 * Software Foundation, Inc., 51 Franklin St, Fifth Floor, Boston,
26 * b) Permission is hereby granted, free of charge, to any person
27 * obtaining a copy of this software and associated documentation
28 * files (the "Software"), to deal in the Software without
29 * restriction, including without limitation the rights to use,
30 * copy, modify, merge, publish, distribute, sublicense, and/or
31 * sell copies of the Software, and to permit persons to whom the
32 * Software is furnished to do so, subject to the following
35 * The above copyright notice and this permission notice shall be
36 * included in all copies or substantial portions of the Software.
38 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
39 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
40 * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
41 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
42 * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
43 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
44 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
45 * OTHER DEALINGS IN THE SOFTWARE.
48 #include <dt-bindings/gpio/gpio.h>
51 /* these are used by bootloader for disabling nodes */
65 compatible = "gpio-leds";
66 pinctrl-names = "default";
67 pinctrl-0 = <&pinctrl_gpio_leds>;
71 gpios = <&gpio4 10 GPIO_ACTIVE_HIGH>; /* MX6_PANLEDG */
73 linux,default-trigger = "heartbeat";
78 gpios = <&gpio4 11 GPIO_ACTIVE_HIGH>; /* MX6_PANLEDR */
79 default-state = "off";
84 reg = <0x10000000 0x20000000>;
88 compatible = "pps-gpio";
89 pinctrl-names = "default";
90 pinctrl-0 = <&pinctrl_pps>;
91 gpios = <&gpio1 26 GPIO_ACTIVE_HIGH>;
95 reg_3p3v: regulator-3p3v {
96 compatible = "regulator-fixed";
97 regulator-name = "3P0V";
98 regulator-min-microvolt = <3300000>;
99 regulator-max-microvolt = <3300000>;
103 reg_5p0v: regulator-5p0v {
104 compatible = "regulator-fixed";
105 regulator-name = "5P0V";
106 regulator-min-microvolt = <5000000>;
107 regulator-max-microvolt = <5000000>;
111 reg_usb_otg_vbus: regulator-usb-otg-vbus {
112 compatible = "regulator-fixed";
113 regulator-name = "usb_otg_vbus";
114 regulator-min-microvolt = <5000000>;
115 regulator-max-microvolt = <5000000>;
116 gpio = <&gpio3 22 GPIO_ACTIVE_HIGH>;
122 pinctrl-names = "default";
123 pinctrl-0 = <&pinctrl_gpmi_nand>;
128 pinctrl-names = "default";
129 pinctrl-0 = <&pinctrl_hdmi>;
130 ddc-i2c-bus = <&i2c3>;
135 clock-frequency = <100000>;
136 pinctrl-names = "default";
137 pinctrl-0 = <&pinctrl_i2c1>;
141 compatible = "nxp,pca9555";
148 compatible = "atmel,24c02";
154 compatible = "atmel,24c02";
160 compatible = "atmel,24c02";
166 compatible = "atmel,24c02";
172 compatible = "dallas,ds1672";
178 clock-frequency = <100000>;
179 pinctrl-names = "default";
180 pinctrl-0 = <&pinctrl_i2c2>;
185 clock-frequency = <100000>;
186 pinctrl-names = "default";
187 pinctrl-0 = <&pinctrl_i2c3>;
192 pinctrl-names = "default";
193 pinctrl-0 = <&pinctrl_pcie>;
194 reset-gpio = <&gpio1 0 GPIO_ACTIVE_LOW>;
199 pinctrl-names = "default";
200 pinctrl-0 = <&pinctrl_pwm2>; /* MX6_DIO1 */
205 pinctrl-names = "default";
206 pinctrl-0 = <&pinctrl_pwm3>; /* MX6_DIO2 */
211 pinctrl-names = "default";
212 pinctrl-0 = <&pinctrl_pwm4>; /* MX6_DIO3 */
217 pinctrl-names = "default";
218 pinctrl-0 = <&pinctrl_uart2>;
223 pinctrl-names = "default";
224 pinctrl-0 = <&pinctrl_uart3>;
229 pinctrl-names = "default";
230 pinctrl-0 = <&pinctrl_uart4>;
235 pinctrl-names = "default";
236 pinctrl-0 = <&pinctrl_uart5>;
245 vbus-supply = <®_usb_otg_vbus>;
246 pinctrl-names = "default";
247 pinctrl-0 = <&pinctrl_usbotg>;
248 disable-over-current;
253 pinctrl-names = "default", "state_100mhz", "state_200mhz";
254 pinctrl-0 = <&pinctrl_usdhc3>;
255 pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
256 pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
257 cd-gpios = <&gpio7 0 GPIO_ACTIVE_LOW>;
258 vmmc-supply = <®_3p3v>;
263 pinctrl-names = "default";
264 pinctrl-0 = <&pinctrl_wdog>;
265 fsl,ext-reset-output;
269 pinctrl_gpmi_nand: gpminandgrp {
271 MX6QDL_PAD_NANDF_CLE__NAND_CLE 0xb0b1
272 MX6QDL_PAD_NANDF_ALE__NAND_ALE 0xb0b1
273 MX6QDL_PAD_NANDF_WP_B__NAND_WP_B 0xb0b1
274 MX6QDL_PAD_NANDF_RB0__NAND_READY_B 0xb000
275 MX6QDL_PAD_NANDF_CS0__NAND_CE0_B 0xb0b1
276 MX6QDL_PAD_SD4_CMD__NAND_RE_B 0xb0b1
277 MX6QDL_PAD_SD4_CLK__NAND_WE_B 0xb0b1
278 MX6QDL_PAD_NANDF_D0__NAND_DATA00 0xb0b1
279 MX6QDL_PAD_NANDF_D1__NAND_DATA01 0xb0b1
280 MX6QDL_PAD_NANDF_D2__NAND_DATA02 0xb0b1
281 MX6QDL_PAD_NANDF_D3__NAND_DATA03 0xb0b1
282 MX6QDL_PAD_NANDF_D4__NAND_DATA04 0xb0b1
283 MX6QDL_PAD_NANDF_D5__NAND_DATA05 0xb0b1
284 MX6QDL_PAD_NANDF_D6__NAND_DATA06 0xb0b1
285 MX6QDL_PAD_NANDF_D7__NAND_DATA07 0xb0b1
289 pinctrl_hdmi: hdmigrp {
291 MX6QDL_PAD_EIM_A25__HDMI_TX_CEC_LINE 0x1f8b0
295 pinctrl_i2c1: i2c1grp {
297 MX6QDL_PAD_EIM_D21__I2C1_SCL 0x4001b8b1
298 MX6QDL_PAD_EIM_D28__I2C1_SDA 0x4001b8b1
302 pinctrl_i2c2: i2c2grp {
304 MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001b8b1
305 MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1
309 pinctrl_i2c3: i2c3grp {
311 MX6QDL_PAD_GPIO_3__I2C3_SCL 0x4001b8b1
312 MX6QDL_PAD_GPIO_6__I2C3_SDA 0x4001b8b1
316 pinctrl_gpio_leds: gpioledsgrp {
318 MX6QDL_PAD_KEY_COL2__GPIO4_IO10 0x1b0b0
319 MX6QDL_PAD_KEY_ROW2__GPIO4_IO11 0x1b0b0
323 pinctrl_pcie: pciegrp {
325 MX6QDL_PAD_GPIO_0__GPIO1_IO00 0x1b0b0
326 MX6QDL_PAD_GPIO_17__GPIO7_IO12 0x4001b0b0 /* PCIESKT_WDIS# */
330 pinctrl_pps: ppsgrp {
332 MX6QDL_PAD_ENET_RXD1__GPIO1_IO26 0x1b0b1
336 pinctrl_pwm2: pwm2grp {
338 MX6QDL_PAD_SD1_DAT2__PWM2_OUT 0x1b0b1
342 pinctrl_pwm3: pwm3grp {
344 MX6QDL_PAD_SD4_DAT1__PWM3_OUT 0x1b0b1
348 pinctrl_pwm4: pwm4grp {
350 MX6QDL_PAD_SD1_CMD__PWM4_OUT 0x1b0b1
354 pinctrl_uart2: uart2grp {
356 MX6QDL_PAD_SD4_DAT7__UART2_TX_DATA 0x1b0b1
357 MX6QDL_PAD_SD4_DAT4__UART2_RX_DATA 0x1b0b1
361 pinctrl_uart3: uart3grp {
363 MX6QDL_PAD_EIM_D24__UART3_TX_DATA 0x1b0b1
364 MX6QDL_PAD_EIM_D25__UART3_RX_DATA 0x1b0b1
368 pinctrl_uart4: uart4grp {
370 MX6QDL_PAD_KEY_COL0__UART4_TX_DATA 0x1b0b1
371 MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA 0x1b0b1
375 pinctrl_uart5: uart5grp {
377 MX6QDL_PAD_KEY_COL1__UART5_TX_DATA 0x1b0b1
378 MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA 0x1b0b1
382 pinctrl_usbotg: usbotggrp {
384 MX6QDL_PAD_GPIO_1__USB_OTG_ID 0x17059
385 MX6QDL_PAD_EIM_D22__GPIO3_IO22 0x1b0b0 /* OTG_PWR_EN */
389 pinctrl_usdhc3: usdhc3grp {
391 MX6QDL_PAD_SD3_CMD__SD3_CMD 0x17059
392 MX6QDL_PAD_SD3_CLK__SD3_CLK 0x10059
393 MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059
394 MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059
395 MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059
396 MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059
397 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x17059 /* CD */
398 MX6QDL_PAD_NANDF_CS1__SD3_VSELECT 0x17059
402 pinctrl_usdhc3_100mhz: usdhc3grp100mhz {
404 MX6QDL_PAD_SD3_CMD__SD3_CMD 0x170b9
405 MX6QDL_PAD_SD3_CLK__SD3_CLK 0x100b9
406 MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x170b9
407 MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x170b9
408 MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x170b9
409 MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x170b9
410 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x170b9 /* CD */
411 MX6QDL_PAD_NANDF_CS1__SD3_VSELECT 0x170b9
415 pinctrl_usdhc3_200mhz: usdhc3grp200mhz {
417 MX6QDL_PAD_SD3_CMD__SD3_CMD 0x170f9
418 MX6QDL_PAD_SD3_CLK__SD3_CLK 0x100f9
419 MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x170f9
420 MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x170f9
421 MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x170f9
422 MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x170f9
423 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x170f9 /* CD */
424 MX6QDL_PAD_NANDF_CS1__SD3_VSELECT 0x170f9
428 pinctrl_wdog: wdoggrp {
430 MX6QDL_PAD_DISP0_DAT8__WDOG1_B 0x1b0b0