1 // SPDX-License-Identifier: GPL-2.0-only
3 * Device Tree Source for AM43xx clock data
5 * Copyright (C) 2013 Texas Instruments, Inc.
8 sys_clkin_ck: clock-sys-clkin-31@40 {
10 compatible = "ti,mux-clock";
11 clock-output-names = "sys_clkin_ck";
12 clocks = <&sysboot_freq_sel_ck>, <&crystal_freq_sel_ck>;
17 crystal_freq_sel_ck: clock-crystal-freq-sel-29@40 {
19 compatible = "ti,mux-clock";
20 clock-output-names = "crystal_freq_sel_ck";
21 clocks = <&virt_19200000_ck>, <&virt_24000000_ck>, <&virt_25000000_ck>, <&virt_26000000_ck>;
26 sysboot_freq_sel_ck: clock-sysboot-freq-sel-22@44e10040 {
28 compatible = "ti,mux-clock";
29 clock-output-names = "sysboot_freq_sel_ck";
30 clocks = <&virt_19200000_ck>, <&virt_24000000_ck>, <&virt_25000000_ck>, <&virt_26000000_ck>;
35 adc_tsc_fck: clock-adc-tsc-fck {
37 compatible = "fixed-factor-clock";
38 clock-output-names = "adc_tsc_fck";
39 clocks = <&sys_clkin_ck>;
44 dcan0_fck: clock-dcan0-fck {
46 compatible = "fixed-factor-clock";
47 clock-output-names = "dcan0_fck";
48 clocks = <&sys_clkin_ck>;
53 dcan1_fck: clock-dcan1-fck {
55 compatible = "fixed-factor-clock";
56 clock-output-names = "dcan1_fck";
57 clocks = <&sys_clkin_ck>;
62 mcasp0_fck: clock-mcasp0-fck {
64 compatible = "fixed-factor-clock";
65 clock-output-names = "mcasp0_fck";
66 clocks = <&sys_clkin_ck>;
71 mcasp1_fck: clock-mcasp1-fck {
73 compatible = "fixed-factor-clock";
74 clock-output-names = "mcasp1_fck";
75 clocks = <&sys_clkin_ck>;
80 smartreflex0_fck: clock-smartreflex0-fck {
82 compatible = "fixed-factor-clock";
83 clock-output-names = "smartreflex0_fck";
84 clocks = <&sys_clkin_ck>;
89 smartreflex1_fck: clock-smartreflex1-fck {
91 compatible = "fixed-factor-clock";
92 clock-output-names = "smartreflex1_fck";
93 clocks = <&sys_clkin_ck>;
98 sha0_fck: clock-sha0-fck {
100 compatible = "fixed-factor-clock";
101 clock-output-names = "sha0_fck";
102 clocks = <&sys_clkin_ck>;
107 aes0_fck: clock-aes0-fck {
109 compatible = "fixed-factor-clock";
110 clock-output-names = "aes0_fck";
111 clocks = <&sys_clkin_ck>;
116 rng_fck: clock-rng-fck {
118 compatible = "fixed-factor-clock";
119 clock-output-names = "rng_fck";
120 clocks = <&sys_clkin_ck>;
125 ehrpwm0_tbclk: clock-ehrpwm0-tbclk-0@664 {
127 compatible = "ti,gate-clock";
128 clock-output-names = "ehrpwm0_tbclk";
129 clocks = <&l4ls_gclk>;
134 ehrpwm1_tbclk: clock-ehrpwm1-tbclk-1@664 {
136 compatible = "ti,gate-clock";
137 clock-output-names = "ehrpwm1_tbclk";
138 clocks = <&l4ls_gclk>;
143 ehrpwm2_tbclk: clock-ehrpwm2-tbclk-2@664 {
145 compatible = "ti,gate-clock";
146 clock-output-names = "ehrpwm2_tbclk";
147 clocks = <&l4ls_gclk>;
152 ehrpwm3_tbclk: clock-ehrpwm3-tbclk-4@664 {
154 compatible = "ti,gate-clock";
155 clock-output-names = "ehrpwm3_tbclk";
156 clocks = <&l4ls_gclk>;
161 ehrpwm4_tbclk: clock-ehrpwm4-tbclk-5@664 {
163 compatible = "ti,gate-clock";
164 clock-output-names = "ehrpwm4_tbclk";
165 clocks = <&l4ls_gclk>;
170 ehrpwm5_tbclk: clock-ehrpwm5-tbclk-6@664 {
172 compatible = "ti,gate-clock";
173 clock-output-names = "ehrpwm5_tbclk";
174 clocks = <&l4ls_gclk>;
180 clk_32768_ck: clock-clk-32768 {
182 compatible = "fixed-clock";
183 clock-output-names = "clk_32768_ck";
184 clock-frequency = <32768>;
187 clk_rc32k_ck: clock-clk-rc32k {
189 compatible = "fixed-clock";
190 clock-output-names = "clk_rc32k_ck";
191 clock-frequency = <32768>;
194 virt_19200000_ck: clock-virt-19200000 {
196 compatible = "fixed-clock";
197 clock-output-names = "virt_19200000_ck";
198 clock-frequency = <19200000>;
201 virt_24000000_ck: clock-virt-24000000 {
203 compatible = "fixed-clock";
204 clock-output-names = "virt_24000000_ck";
205 clock-frequency = <24000000>;
208 virt_25000000_ck: clock-virt-25000000 {
210 compatible = "fixed-clock";
211 clock-output-names = "virt_25000000_ck";
212 clock-frequency = <25000000>;
215 virt_26000000_ck: clock-virt-26000000 {
217 compatible = "fixed-clock";
218 clock-output-names = "virt_26000000_ck";
219 clock-frequency = <26000000>;
222 tclkin_ck: clock-tclkin {
224 compatible = "fixed-clock";
225 clock-output-names = "tclkin_ck";
226 clock-frequency = <26000000>;
229 dpll_core_ck: clock@2d20 {
231 compatible = "ti,am3-dpll-core-clock";
232 clock-output-names = "dpll_core_ck";
233 clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
234 reg = <0x2d20>, <0x2d24>, <0x2d2c>, <0x2d48>, <0x2d4c>;
237 dpll_core_x2_ck: clock-dpll-core-x2 {
239 compatible = "ti,am3-dpll-x2-clock";
240 clock-output-names = "dpll_core_x2_ck";
241 clocks = <&dpll_core_ck>;
244 dpll_core_m4_ck: clock-dpll-core-m4-8@2d38 {
246 compatible = "ti,divider-clock";
247 clock-output-names = "dpll_core_m4_ck";
248 clocks = <&dpll_core_x2_ck>;
250 ti,autoidle-shift = <8>;
252 ti,index-starts-at-one;
253 ti,invert-autoidle-bit;
256 dpll_core_m5_ck: clock-dpll-core-m5-8@2d3c {
258 compatible = "ti,divider-clock";
259 clock-output-names = "dpll_core_m5_ck";
260 clocks = <&dpll_core_x2_ck>;
262 ti,autoidle-shift = <8>;
264 ti,index-starts-at-one;
265 ti,invert-autoidle-bit;
268 dpll_core_m6_ck: clock-dpll-core-m6-8@2d40 {
270 compatible = "ti,divider-clock";
271 clock-output-names = "dpll_core_m6_ck";
272 clocks = <&dpll_core_x2_ck>;
274 ti,autoidle-shift = <8>;
276 ti,index-starts-at-one;
277 ti,invert-autoidle-bit;
280 dpll_mpu_ck: clock@2d60 {
282 compatible = "ti,am3-dpll-clock";
283 clock-output-names = "dpll_mpu_ck";
284 clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
285 reg = <0x2d60>, <0x2d64>, <0x2d6c>, <0x2d88>, <0x2d8c>;
288 dpll_mpu_m2_ck: clock-dpll-mpu-m2-8@2d70 {
290 compatible = "ti,divider-clock";
291 clock-output-names = "dpll_mpu_m2_ck";
292 clocks = <&dpll_mpu_ck>;
294 ti,autoidle-shift = <8>;
296 ti,index-starts-at-one;
297 ti,invert-autoidle-bit;
300 mpu_periphclk: clock-mpu-periphclk {
302 compatible = "fixed-factor-clock";
303 clock-output-names = "mpu_periphclk";
304 clocks = <&dpll_mpu_m2_ck>;
309 dpll_ddr_ck: clock@2da0 {
311 compatible = "ti,am3-dpll-clock";
312 clock-output-names = "dpll_ddr_ck";
313 clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
314 reg = <0x2da0>, <0x2da4>, <0x2dac>, <0x2dc8>, <0x2dcc>;
317 dpll_ddr_m2_ck: clock-dpll-ddr-m2-8@2db0 {
319 compatible = "ti,divider-clock";
320 clock-output-names = "dpll_ddr_m2_ck";
321 clocks = <&dpll_ddr_ck>;
323 ti,autoidle-shift = <8>;
325 ti,index-starts-at-one;
326 ti,invert-autoidle-bit;
329 dpll_disp_ck: clock@2e20 {
331 compatible = "ti,am3-dpll-clock";
332 clock-output-names = "dpll_disp_ck";
333 clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
334 reg = <0x2e20>, <0x2e24>, <0x2e2c>, <0x2e48>, <0x2e4c>;
337 dpll_disp_m2_ck: clock-dpll-disp-m2-8@2e30 {
339 compatible = "ti,divider-clock";
340 clock-output-names = "dpll_disp_m2_ck";
341 clocks = <&dpll_disp_ck>;
343 ti,autoidle-shift = <8>;
345 ti,index-starts-at-one;
346 ti,invert-autoidle-bit;
350 dpll_per_ck: clock@2de0 {
352 compatible = "ti,am3-dpll-j-type-clock";
353 clock-output-names = "dpll_per_ck";
354 clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
355 reg = <0x2de0>, <0x2de4>, <0x2dec>, <0x2e08>, <0x2e0c>;
358 dpll_per_m2_ck: clock-dpll-per-m2-8@2df0 {
360 compatible = "ti,divider-clock";
361 clock-output-names = "dpll_per_m2_ck";
362 clocks = <&dpll_per_ck>;
364 ti,autoidle-shift = <8>;
366 ti,index-starts-at-one;
367 ti,invert-autoidle-bit;
370 dpll_per_m2_div4_wkupdm_ck: clock-dpll-per-m2-div4-wkupdm {
372 compatible = "fixed-factor-clock";
373 clock-output-names = "dpll_per_m2_div4_wkupdm_ck";
374 clocks = <&dpll_per_m2_ck>;
379 dpll_per_m2_div4_ck: clock-dpll-per-m2-div4 {
381 compatible = "fixed-factor-clock";
382 clock-output-names = "dpll_per_m2_div4_ck";
383 clocks = <&dpll_per_m2_ck>;
388 clk_24mhz: clock-clk-24mhz {
390 compatible = "fixed-factor-clock";
391 clock-output-names = "clk_24mhz";
392 clocks = <&dpll_per_m2_ck>;
397 clkdiv32k_ck: clock-clkdiv32k {
399 compatible = "fixed-factor-clock";
400 clock-output-names = "clkdiv32k_ck";
401 clocks = <&clk_24mhz>;
406 clkdiv32k_ick: clock-clkdiv32k-ick-8@2a38 {
408 compatible = "ti,gate-clock";
409 clock-output-names = "clkdiv32k_ick";
410 clocks = <&clkdiv32k_ck>;
415 sysclk_div: clock-sysclk-div {
417 compatible = "fixed-factor-clock";
418 clock-output-names = "sysclk_div";
419 clocks = <&dpll_core_m4_ck>;
424 pruss_ocp_gclk: clock-pruss-ocp-gclk@4248 {
426 compatible = "ti,mux-clock";
427 clock-output-names = "pruss_ocp_gclk";
428 clocks = <&sysclk_div>, <&dpll_disp_m2_ck>;
432 clk_32k_tpm_ck: clock-clk-32k-tpm {
434 compatible = "fixed-clock";
435 clock-output-names = "clk_32k_tpm_ck";
436 clock-frequency = <32768>;
439 timer1_fck: clock-timer1-fck@4200 {
441 compatible = "ti,mux-clock";
442 clock-output-names = "timer1_fck";
443 clocks = <&sys_clkin_ck>, <&clkdiv32k_ick>, <&tclkin_ck>, <&clk_rc32k_ck>, <&clk_32768_ck>, <&clk_32k_tpm_ck>;
447 timer2_fck: clock-timer2-fck@4204 {
449 compatible = "ti,mux-clock";
450 clock-output-names = "timer2_fck";
451 clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clkdiv32k_ick>;
455 timer3_fck: clock-timer3-fck@4208 {
457 compatible = "ti,mux-clock";
458 clock-output-names = "timer3_fck";
459 clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clkdiv32k_ick>;
463 timer4_fck: clock-timer4-fck@420c {
465 compatible = "ti,mux-clock";
466 clock-output-names = "timer4_fck";
467 clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clkdiv32k_ick>;
471 timer5_fck: clock-timer5-fck@4210 {
473 compatible = "ti,mux-clock";
474 clock-output-names = "timer5_fck";
475 clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clkdiv32k_ick>;
479 timer6_fck: clock-timer6-fck@4214 {
481 compatible = "ti,mux-clock";
482 clock-output-names = "timer6_fck";
483 clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clkdiv32k_ick>;
487 timer7_fck: clock-timer7-fck@4218 {
489 compatible = "ti,mux-clock";
490 clock-output-names = "timer7_fck";
491 clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clkdiv32k_ick>;
495 wdt1_fck: clock-wdt1-fck@422c {
497 compatible = "ti,mux-clock";
498 clock-output-names = "wdt1_fck";
499 clocks = <&clk_rc32k_ck>, <&clkdiv32k_ick>;
503 adc_mag_fck: adc_mag_fck@424c {
505 compatible = "ti,mux-clock";
506 clocks = <&sys_clkin_ck>, <&dpll_per_m2_ck>;
510 l3_gclk: clock-l3-gclk {
512 compatible = "fixed-factor-clock";
513 clock-output-names = "l3_gclk";
514 clocks = <&dpll_core_m4_ck>;
519 dpll_core_m4_div2_ck: clock-dpll-core-m4-div2 {
521 compatible = "fixed-factor-clock";
522 clock-output-names = "dpll_core_m4_div2_ck";
523 clocks = <&sysclk_div>;
528 l4hs_gclk: clock-l4hs-gclk {
530 compatible = "fixed-factor-clock";
531 clock-output-names = "l4hs_gclk";
532 clocks = <&dpll_core_m4_ck>;
537 l3s_gclk: clock-l3s-gclk {
539 compatible = "fixed-factor-clock";
540 clock-output-names = "l3s_gclk";
541 clocks = <&dpll_core_m4_div2_ck>;
546 l4ls_gclk: clock-l4ls-gclk {
548 compatible = "fixed-factor-clock";
549 clock-output-names = "l4ls_gclk";
550 clocks = <&dpll_core_m4_div2_ck>;
555 cpsw_125mhz_gclk: clock-cpsw-125mhz-gclk {
557 compatible = "fixed-factor-clock";
558 clock-output-names = "cpsw_125mhz_gclk";
559 clocks = <&dpll_core_m5_ck>;
564 cpsw_cpts_rft_clk: clock-cpsw-cpts-rft@4238 {
566 compatible = "ti,mux-clock";
567 clock-output-names = "cpsw_cpts_rft_clk";
568 clocks = <&sysclk_div>, <&dpll_core_m5_ck>, <&dpll_disp_m2_ck>;
572 dpll_clksel_mac_clk: clock-dpll-clksel-mac-2@4234 {
574 compatible = "ti,divider-clock";
575 clock-output-names = "dpll_clksel_mac_clk";
576 clocks = <&dpll_core_m5_ck>;
579 ti,dividers = <2>, <5>;
582 clk_32k_mosc_ck: clock-clk-32k-mosc {
584 compatible = "fixed-clock";
585 clock-output-names = "clk_32k_mosc_ck";
586 clock-frequency = <32768>;
589 gpio0_dbclk_mux_ck: clock-gpio0-dbclk-mux@4240 {
591 compatible = "ti,mux-clock";
592 clock-output-names = "gpio0_dbclk_mux_ck";
593 clocks = <&clk_rc32k_ck>, <&clk_32768_ck>, <&clkdiv32k_ick>, <&clk_32k_mosc_ck>, <&clk_32k_tpm_ck>;
599 compatible = "fixed-factor-clock";
600 clock-output-names = "mmc_clk";
601 clocks = <&dpll_per_m2_ck>;
606 gfx_fclk_clksel_ck: clock-gfx-fclk-clksel-1@423c {
608 compatible = "ti,mux-clock";
609 clock-output-names = "gfx_fclk_clksel_ck";
610 clocks = <&sysclk_div>, <&dpll_per_m2_ck>;
615 gfx_fck_div_ck: clock-gfx-fck-div@423c {
617 compatible = "ti,divider-clock";
618 clock-output-names = "gfx_fck_div_ck";
619 clocks = <&gfx_fclk_clksel_ck>;
624 disp_clk: clock-disp@4244 {
626 compatible = "ti,mux-clock";
627 clock-output-names = "disp_clk";
628 clocks = <&dpll_disp_m2_ck>, <&dpll_core_m5_ck>, <&dpll_per_m2_ck>;
633 dpll_extdev_ck: clock@2e60 {
635 compatible = "ti,am3-dpll-clock";
636 clock-output-names = "dpll_extdev_ck";
637 clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
638 reg = <0x2e60>, <0x2e64>, <0x2e6c>, <0x2e88>, <0x2e8c>;
641 dpll_extdev_m2_ck: clock-dpll-extdev-m2-8@2e70 {
643 compatible = "ti,divider-clock";
644 clock-output-names = "dpll_extdev_m2_ck";
645 clocks = <&dpll_extdev_ck>;
647 ti,autoidle-shift = <8>;
649 ti,index-starts-at-one;
650 ti,invert-autoidle-bit;
653 mux_synctimer32k_ck: clock-mux-synctimer32k@4230 {
655 compatible = "ti,mux-clock";
656 clock-output-names = "mux_synctimer32k_ck";
657 clocks = <&clk_32768_ck>, <&clk_32k_tpm_ck>, <&clkdiv32k_ick>;
661 timer8_fck: clock-timer8-fck@421c {
663 compatible = "ti,mux-clock";
664 clock-output-names = "timer8_fck";
665 clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clkdiv32k_ick>, <&clk_32k_tpm_ck>;
669 timer9_fck: clock-timer9-fck@4220 {
671 compatible = "ti,mux-clock";
672 clock-output-names = "timer9_fck";
673 clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clkdiv32k_ick>, <&clk_32k_tpm_ck>;
677 timer10_fck: clock-timer10-fck@4224 {
679 compatible = "ti,mux-clock";
680 clock-output-names = "timer10_fck";
681 clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clkdiv32k_ick>, <&clk_32k_tpm_ck>;
685 timer11_fck: clock-timer11-fck@4228 {
687 compatible = "ti,mux-clock";
688 clock-output-names = "timer11_fck";
689 clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clkdiv32k_ick>, <&clk_32k_tpm_ck>;
693 cpsw_50m_clkdiv: clock-cpsw-50m-clkdiv {
695 compatible = "fixed-factor-clock";
696 clock-output-names = "cpsw_50m_clkdiv";
697 clocks = <&dpll_core_m5_ck>;
702 cpsw_5m_clkdiv: clock-cpsw-5m-clkdiv {
704 compatible = "fixed-factor-clock";
705 clock-output-names = "cpsw_5m_clkdiv";
706 clocks = <&cpsw_50m_clkdiv>;
711 dpll_ddr_x2_ck: clock-dpll-ddr-x2 {
713 compatible = "ti,am3-dpll-x2-clock";
714 clock-output-names = "dpll_ddr_x2_ck";
715 clocks = <&dpll_ddr_ck>;
718 dpll_ddr_m4_ck: clock-dpll-ddr-m4-8@2db8 {
720 compatible = "ti,divider-clock";
721 clock-output-names = "dpll_ddr_m4_ck";
722 clocks = <&dpll_ddr_x2_ck>;
724 ti,autoidle-shift = <8>;
726 ti,index-starts-at-one;
727 ti,invert-autoidle-bit;
730 dpll_per_clkdcoldo: clock-dpll-per-clkdcoldo-8@2e14 {
732 compatible = "ti,fixed-factor-clock";
733 clock-output-names = "dpll_per_clkdcoldo";
734 clocks = <&dpll_per_ck>;
737 ti,autoidle-shift = <8>;
739 ti,invert-autoidle-bit;
742 dll_aging_clk_div: clock-dll-aging-clk-div@4250 {
744 compatible = "ti,divider-clock";
745 clock-output-names = "dll_aging_clk_div";
746 clocks = <&sys_clkin_ck>;
748 ti,dividers = <8>, <16>, <32>;
751 div_core_25m_ck: clock-div-core-25m {
753 compatible = "fixed-factor-clock";
754 clock-output-names = "div_core_25m_ck";
755 clocks = <&sysclk_div>;
760 func_12m_clk: clock-func-12m {
762 compatible = "fixed-factor-clock";
763 clock-output-names = "func_12m_clk";
764 clocks = <&dpll_per_m2_ck>;
769 vtp_clk_div: clock-vtp-clk-div {
771 compatible = "fixed-factor-clock";
772 clock-output-names = "vtp_clk_div";
773 clocks = <&sys_clkin_ck>;
778 usbphy_32khz_clkmux: clock-usbphy-32khz-clkmux@4260 {
780 compatible = "ti,mux-clock";
781 clock-output-names = "usbphy_32khz_clkmux";
782 clocks = <&clk_32768_ck>, <&clk_32k_tpm_ck>;
786 usb_phy0_always_on_clk32k: clock-usb-phy0-always-on-clk32k-8@2a40 {
788 compatible = "ti,gate-clock";
789 clock-output-names = "usb_phy0_always_on_clk32k";
790 clocks = <&usbphy_32khz_clkmux>;
795 usb_phy1_always_on_clk32k: clock-usb-phy1-always-on-clk32k-8@2a48 {
797 compatible = "ti,gate-clock";
798 clock-output-names = "usb_phy1_always_on_clk32k";
799 clocks = <&usbphy_32khz_clkmux>;
804 clkout1_osc_div_ck: clock-clkout1-osc-div-ck {
806 compatible = "ti,divider-clock";
807 clock-output-names = "clkout1_osc_div_ck";
808 clocks = <&sys_clkin_ck>;
814 clkout1_src2_mux_ck: clock-clkout1-src2-mux-ck {
816 compatible = "ti,mux-clock";
817 clock-output-names = "clkout1_src2_mux_ck";
818 clocks = <&clk_rc32k_ck>, <&sysclk_div>, <&dpll_ddr_m2_ck>,
819 <&dpll_per_m2_ck>, <&dpll_disp_m2_ck>,
824 clkout1_src2_pre_div_ck: clock-clkout1-src2-pre-div-ck {
826 compatible = "ti,divider-clock";
827 clock-output-names = "clkout1_src2_pre_div_ck";
828 clocks = <&clkout1_src2_mux_ck>;
834 clkout1_src2_post_div_ck: clock-clkout1-src2-post-div-ck {
836 compatible = "ti,divider-clock";
837 clock-output-names = "clkout1_src2_post_div_ck";
838 clocks = <&clkout1_src2_pre_div_ck>;
841 ti,index-power-of-two;
845 clkout1_mux_ck: clock-clkout1-mux-ck {
847 compatible = "ti,mux-clock";
848 clock-output-names = "clkout1_mux_ck";
849 clocks = <&clkout1_osc_div_ck>, <&clk_rc32k_ck>,
850 <&clkout1_src2_post_div_ck>, <&dpll_extdev_m2_ck>;
855 clkout1_ck: clock-clkout1-ck {
857 compatible = "ti,gate-clock";
858 clock-output-names = "clkout1_ck";
859 clocks = <&clkout1_mux_ck>;
866 wkup_cm: clock@2800 {
867 compatible = "ti,omap4-cm";
868 clock-output-names = "wkup_cm";
869 reg = <0x2800 0x400>;
870 #address-cells = <1>;
872 ranges = <0 0x2800 0x400>;
874 l3s_tsc_clkctrl: clock@120 {
875 compatible = "ti,clkctrl";
876 clock-output-names = "l3s_tsc_clkctrl";
881 l4_wkup_aon_clkctrl: clock@228 {
882 compatible = "ti,clkctrl";
883 clock-output-names = "l4_wkup_aon_clkctrl";
888 l4_wkup_clkctrl: clock@220 {
889 compatible = "ti,clkctrl";
890 clock-output-names = "l4_wkup_clkctrl";
891 reg = <0x220 0x4>, <0x328 0x44>;
898 compatible = "ti,omap4-cm";
899 clock-output-names = "mpu_cm";
900 reg = <0x8300 0x100>;
901 #address-cells = <1>;
903 ranges = <0 0x8300 0x100>;
905 mpu_clkctrl: clock@20 {
906 compatible = "ti,clkctrl";
907 clock-output-names = "mpu_clkctrl";
913 gfx_l3_cm: clock@8400 {
914 compatible = "ti,omap4-cm";
915 clock-output-names = "gfx_l3_cm";
916 reg = <0x8400 0x100>;
917 #address-cells = <1>;
919 ranges = <0 0x8400 0x100>;
921 gfx_l3_clkctrl: clock@20 {
922 compatible = "ti,clkctrl";
923 clock-output-names = "gfx_l3_clkctrl";
929 l4_rtc_cm: clock@8500 {
930 compatible = "ti,omap4-cm";
931 clock-output-names = "l4_rtc_cm";
932 reg = <0x8500 0x100>;
933 #address-cells = <1>;
935 ranges = <0 0x8500 0x100>;
937 l4_rtc_clkctrl: clock@20 {
938 compatible = "ti,clkctrl";
939 clock-output-names = "l4_rtc_clkctrl";
946 compatible = "ti,omap4-cm";
947 clock-output-names = "per_cm";
948 reg = <0x8800 0xc00>;
949 #address-cells = <1>;
951 ranges = <0 0x8800 0xc00>;
953 l3_clkctrl: clock@20 {
954 compatible = "ti,clkctrl";
955 clock-output-names = "l3_clkctrl";
956 reg = <0x20 0x3c>, <0x78 0x2c>;
960 l3s_clkctrl: clock@68 {
961 compatible = "ti,clkctrl";
962 clock-output-names = "l3s_clkctrl";
963 reg = <0x68 0xc>, <0x220 0x4c>;
967 pruss_ocp_clkctrl: clock@320 {
968 compatible = "ti,clkctrl";
969 clock-output-names = "pruss_ocp_clkctrl";
974 l4ls_clkctrl: clock@420 {
975 compatible = "ti,clkctrl";
976 clock-output-names = "l4ls_clkctrl";
981 emif_clkctrl: clock@720 {
982 compatible = "ti,clkctrl";
983 clock-output-names = "emif_clkctrl";
988 dss_clkctrl: clock@a20 {
989 compatible = "ti,clkctrl";
990 clock-output-names = "dss_clkctrl";
995 cpsw_125mhz_clkctrl: clock@b20 {
996 compatible = "ti,clkctrl";
997 clock-output-names = "cpsw_125mhz_clkctrl";