2 * Copyright (c) 2013 Qualcomm Atheros, Inc.
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted (subject to the limitations in the
7 * disclaimer below) provided that the following conditions are met:
9 * * Redistributions of source code must retain the above copyright
10 * notice, this list of conditions and the following disclaimer.
12 * * Redistributions in binary form must reproduce the above copyright
13 * notice, this list of conditions and the following disclaimer in the
14 * documentation and/or other materials provided with the
17 * * Neither the name of Qualcomm Atheros nor the names of its
18 * contributors may be used to endorse or promote products derived
19 * from this software without specific prior written permission.
21 * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE
22 * GRANTED BY THIS LICENSE. THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT
23 * HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED
24 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
25 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
26 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
27 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
28 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
29 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
30 * BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
31 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE
32 * OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN
33 * IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
37 #include "ah_internal.h"
39 #include "ar5416reg.h"
40 #include "ar5416desc.h"
42 #define N(a) (sizeof(a)/sizeof(a[0]))
43 #define AR_INTR_SPURIOUS 0xffffffff
44 #define ar5416_desc ar5416_desc_20
45 #define AR5416_ABORT_LOOPS 1000
46 #define AR5416_ABORT_WAIT 5
47 #define AR5416DESC AR5416DESC_20
48 #define AR5416DESC_CONST AR5416DESC_CONST_20
54 static const struct ath_hal_private ar5416hal_10 = {{
55 .ah_getRateTable = ar5416GetRateTable,
56 .ah_detach = ar5416Detach,
58 /* Transmit functions */
59 .ah_updateTxTrigLevel = ar5416UpdateTxTrigLevel,
60 .ah_setTxDP = ar5416SetTxDP,
61 .ah_numTxPending = ar5416NumTxPending,
62 .ah_startTxDma = ar5416StartTxDma,
63 .ah_stopTxDma = ar5416StopTxDma,
65 .ah_abortTxDma = ar5416AbortTxDma,
68 .ah_getTsf64 = ar5416GetTsf64,
69 .ah_setRxFilter = ar5416SetRxFilter,
72 .ah_setRxDP = ar5416SetRxDP,
73 .ah_stopDmaReceive = ar5416StopDmaReceive,
74 .ah_enableReceive = ar5416EnableReceive,
75 .ah_stopPcuReceive = ar5416StopPcuReceive,
77 /* Interrupt Functions */
78 .ah_isInterruptPending = ar5416IsInterruptPending,
79 .ah_getPendingInterrupts = ar5416GetPendingInterrupts,
80 .ah_setInterrupts = ar5416SetInterrupts,
84 void ar5416Detach(struct ath_hal *ah)
86 HALASSERT(ah != AH_NULL);
91 ar5416Attach(a_uint32_t devid,HAL_SOFTC sc, adf_os_device_t dev,
92 a_uint32_t flags, HAL_STATUS *status)
94 struct ath_hal_5416 *ahp;
97 ahp = ath_hal_malloc(sizeof (struct ath_hal_5416));
102 ah = &ahp->ah_priv.h;
104 OS_MEMCPY(&ahp->ah_priv, &ar5416hal_10, sizeof(struct ath_hal_private));
109 ah->ah_set11nTxDesc = ar5416Set11nTxDesc_20;
110 ah->ah_set11nRateScenario = ar5416Set11nRateScenario_20;
111 ah->ah_set11nAggrFirst = ar5416Set11nAggrFirst_20;
112 ah->ah_set11nAggrMiddle = ar5416Set11nAggrMiddle_20;
113 ah->ah_set11nAggrLast = ar5416Set11nAggrLast_20;
114 ah->ah_clr11nAggr = ar5416Clr11nAggr_20;
115 ah->ah_set11nBurstDuration = ar5416Set11nBurstDuration_20;
116 ah->ah_setupRxDesc = ar5416SetupRxDesc_20;
117 ah->ah_procRxDescFast = ar5416ProcRxDescFast_20;
118 ah->ah_setupTxDesc = ar5416SetupTxDesc_20;
119 ah->ah_fillTxDesc = ar5416FillTxDesc_20;
120 ah->ah_fillKeyTxDesc = ar5416FillKeyTxDesc_20;
121 ah->ah_procTxDesc = ar5416ProcTxDesc_20;
122 ah->ah_set11nVirtualMoreFrag = ar5416Set11nVirtualMoreFrag_20;
127 /**********************/
128 /* Interrupt Handling */
129 /**********************/
131 HAL_BOOL ar5416IsInterruptPending(struct ath_hal *ah)
133 a_uint32_t host_isr = OS_REG_READ(ah, AR_INTR_ASYNC_CAUSE);
135 * Some platforms trigger our ISR before applying power to
136 * the card, so make sure.
138 return ((host_isr != AR_INTR_SPURIOUS) && (host_isr & AR_INTR_MAC_IRQ));
141 HAL_BOOL ar5416GetPendingInterrupts(struct ath_hal *ah, HAL_INT *masked)
145 HAL_BOOL fatal_int = AH_FALSE;
146 a_uint32_t sync_cause;
148 if (OS_REG_READ(ah, AR_INTR_ASYNC_CAUSE) & AR_INTR_MAC_IRQ) {
149 if ((OS_REG_READ(ah, AR_RTC_STATUS) & AR_RTC_STATUS_M) != AR_RTC_STATUS_ON) {
158 isr = OS_REG_READ(ah, AR_ISR_RAC);
159 if (isr == 0xffffffff) {
164 *masked = isr & HAL_INT_COMMON;
166 #ifdef AR5416_INT_MITIGATION
167 if (isr & (AR_ISR_RXMINTR | AR_ISR_RXINTM)) {
168 *masked |= HAL_INT_RX;
170 if (isr & (AR_ISR_TXMINTR | AR_ISR_TXINTM)) {
171 *masked |= HAL_INT_TX;
175 if (isr & AR_ISR_BCNMISC) {
178 s2_s = OS_REG_READ(ah, AR_ISR_S2_S);
180 if (s2_s & AR_ISR_S2_GTT) {
181 *masked |= HAL_INT_GTT;
184 if (s2_s & AR_ISR_S2_CST) {
185 *masked |= HAL_INT_CST;
189 if (isr & (AR_ISR_RXOK | AR_ISR_RXERR))
190 *masked |= HAL_INT_RX;
191 if (isr & (AR_ISR_TXOK | AR_ISR_TXDESC | AR_ISR_TXERR | AR_ISR_TXEOL)) {
192 struct ath_hal_5416 *ahp = AH5416(ah);
193 a_uint32_t s0_s, s1_s;
195 *masked |= HAL_INT_TX;
196 s0_s = OS_REG_READ(ah, AR_ISR_S0_S);
197 s1_s = OS_REG_READ(ah, AR_ISR_S1_S);
198 ahp->ah_intrTxqs |= MS(s0_s, AR_ISR_S0_QCU_TXOK);
199 ahp->ah_intrTxqs |= MS(s0_s, AR_ISR_S0_QCU_TXDESC);
200 ahp->ah_intrTxqs |= MS(s1_s, AR_ISR_S1_QCU_TXERR);
201 ahp->ah_intrTxqs |= MS(s1_s, AR_ISR_S1_QCU_TXEOL);
205 sync_cause = OS_REG_READ(ah, AR_INTR_SYNC_CAUSE);
206 fatal_int = ((sync_cause != AR_INTR_SPURIOUS) &&
207 (sync_cause & (AR_INTR_SYNC_HOST1_FATAL | AR_INTR_SYNC_HOST1_PERR))) ?
210 if (AH_TRUE == fatal_int) {
211 OS_REG_WRITE(ah, AR_INTR_SYNC_CAUSE_CLR, sync_cause);
212 (void) OS_REG_READ(ah, AR_INTR_SYNC_CAUSE_CLR);
219 ar5416SetInterrupts(struct ath_hal *ah, HAL_INT ints)
221 struct ath_hal_5416 *ahp = AH5416(ah);
222 a_uint32_t omask = ahp->ah_maskReg;
225 if (omask & HAL_INT_GLOBAL) {
226 OS_REG_WRITE(ah, AR_IER, AR_IER_DISABLE);
227 (void) OS_REG_READ(ah, AR_IER);
230 mask = ints & HAL_INT_COMMON;
231 if (ints & HAL_INT_TX) {
232 #ifdef AR5416_INT_MITIGATION
233 mask |= AR_IMR_TXMINTR | AR_IMR_TXINTM;
236 mask |= AR_IMR_TXDESC;
238 mask |= AR_IMR_TXERR;
239 mask |= AR_IMR_TXEOL;
241 if (ints & HAL_INT_RX) {
242 mask |= AR_IMR_RXERR;
243 #ifdef AR5416_INT_MITIGATION
244 mask |= AR_IMR_RXMINTR | AR_IMR_RXINTM;
246 mask |= AR_IMR_RXOK | AR_IMR_RXDESC;
250 if (ints & (HAL_INT_GTT | HAL_INT_CST)) {
251 mask |= AR_IMR_BCNMISC;
254 OS_REG_WRITE(ah, AR_IMR, mask);
255 (void) OS_REG_READ(ah, AR_IMR);
256 ahp->ah_maskReg = ints;
258 /* Re-enable interrupts if they were enabled before. */
259 if (ints & HAL_INT_GLOBAL) {
260 OS_REG_WRITE(ah, AR_IER, AR_IER_ENABLE);
261 /* See explanation above... */
262 (void) OS_REG_READ(ah, AR_IER);
265 OS_REG_WRITE(ah, AR_INTR_ASYNC_ENABLE, AR_INTR_MAC_IRQ);
266 OS_REG_WRITE(ah, AR_INTR_ASYNC_MASK, AR_INTR_MAC_IRQ);
267 OS_REG_WRITE(ah, AR_INTR_SYNC_ENABLE, AR_INTR_SYNC_ALL);
276 u_int64_t ar5416GetTsf64(struct ath_hal *ah)
280 tsf = OS_REG_READ(ah, AR_TSF_U32);
281 tsf = (tsf << 32) | OS_REG_READ(ah, AR_TSF_L32);
289 void ar5416SetRxDP(struct ath_hal *ah, a_uint32_t rxdp)
291 OS_REG_WRITE(ah, AR_RXDP, rxdp);
292 HALASSERT(OS_REG_READ(ah, AR_RXDP) == rxdp);
295 HAL_BOOL ar5416StopDmaReceive(struct ath_hal *ah)
297 OS_REG_WRITE(ah, AR_CR, AR_CR_RXD); /* Set receive disable bit */
298 if (!ath_hal_wait(ah, AR_CR, AR_CR_RXE, 0)) {
305 void ar5416SetRxFilter(struct ath_hal *ah, a_uint32_t bits)
309 OS_REG_WRITE(ah, AR_RX_FILTER, (bits & 0xff) | AR_RX_COMPR_BAR);
311 if (bits & HAL_RX_FILTER_PHYRADAR)
312 phybits |= AR_PHY_ERR_RADAR;
313 if (bits & HAL_RX_FILTER_PHYERR)
314 phybits |= AR_PHY_ERR_OFDM_TIMING | AR_PHY_ERR_CCK_TIMING;
315 OS_REG_WRITE(ah, AR_PHY_ERR, phybits);
317 OS_REG_WRITE(ah, AR_RXCFG,OS_REG_READ(ah, AR_RXCFG) | AR_RXCFG_ZLFDMA);
319 OS_REG_WRITE(ah, AR_RXCFG,OS_REG_READ(ah, AR_RXCFG) &~ AR_RXCFG_ZLFDMA);
323 void ar5416EnableReceive(struct ath_hal *ah)
325 OS_REG_WRITE(ah, AR_CR, AR_CR_RXE);
328 void ar5416StopPcuReceive(struct ath_hal *ah)
330 OS_REG_SET_BIT(ah, AR_DIAG_SW, AR_DIAG_RX_DIS);
333 HAL_BOOL ar5416SetupRxDesc_20(struct ath_hal *ah, struct ath_rx_desc *ds,
334 a_uint32_t size, a_uint32_t flags)
336 struct ar5416_desc *ads = AR5416DESC(ds);
338 HALASSERT((size &~ AR_BufLen) == 0);
340 ads->ds_ctl1 = size & AR_BufLen;
341 if (flags & HAL_RXDESC_INTREQ)
342 ads->ds_ctl1 |= AR_RxIntrReq;
344 /* this should be enough */
345 ads->ds_rxstatus8 &= ~AR_RxDone;
350 HAL_STATUS ar5416ProcRxDescFast_20(struct ath_hal *ah, struct ath_rx_desc *ds,
351 a_uint32_t pa, struct ath_desc *nds,
352 struct ath_rx_status *rx_stats)
354 struct ar5416_desc ads;
355 struct ar5416_desc *adsp = AR5416DESC(ds);
356 struct ar5416_desc *ands = AR5416DESC(nds);
358 if ((adsp->ds_rxstatus8 & AR_RxDone) == 0)
359 return HAL_EINPROGRESS;
361 * Given the use of a self-linked tail be very sure that the hw is
362 * done with this descriptor; the hw may have done this descriptor
363 * once and picked it up again...make sure the hw has moved on.
365 if ((ands->ds_rxstatus8 & AR_RxDone) == 0
366 && OS_REG_READ(ah, AR_RXDP) == pa)
367 return HAL_EINPROGRESS;
370 * Now we need to get the stats from the descriptor. Since desc are
371 * uncached, lets make a copy of the stats first. Note that, since we
372 * touch most of the rx stats, a memcpy would always be more efficient
374 * Next we fill in all values in a caller passed stack variable.
375 * This reduces the number of uncached accesses.
376 * Do this copy here, after the check so that when the checks fail, we
377 * dont end up copying the entire stats uselessly.
379 ads.u.rx = adsp->u.rx;
381 rx_stats->rs_status = 0;
382 rx_stats->rs_flags = 0;
384 rx_stats->rs_datalen = ads.ds_rxstatus1 & AR_DataLen;
385 rx_stats->rs_tstamp = ads.AR_RcvTimestamp;
387 /* XXX what about KeyCacheMiss? */
388 rx_stats->rs_rssi_combined =
389 MS(ads.ds_rxstatus4, AR_RxRSSICombined);
390 rx_stats->rs_rssi_ctl0 = MS(ads.ds_rxstatus0, AR_RxRSSIAnt00);
391 rx_stats->rs_rssi_ctl1 = MS(ads.ds_rxstatus0, AR_RxRSSIAnt01);
392 rx_stats->rs_rssi_ctl2 = MS(ads.ds_rxstatus0, AR_RxRSSIAnt02);
393 rx_stats->rs_rssi_ext0 = MS(ads.ds_rxstatus4, AR_RxRSSIAnt10);
394 rx_stats->rs_rssi_ext1 = MS(ads.ds_rxstatus4, AR_RxRSSIAnt11);
395 rx_stats->rs_rssi_ext2 = MS(ads.ds_rxstatus4, AR_RxRSSIAnt12);
396 if (ads.ds_rxstatus8 & AR_RxKeyIdxValid)
397 rx_stats->rs_keyix = MS(ads.ds_rxstatus8, AR_KeyIdx);
399 rx_stats->rs_keyix = HAL_RXKEYIX_INVALID;
400 /* NB: caller expected to do rate table mapping */
401 rx_stats->rs_rate = RXSTATUS_RATE(ah, (&ads));
402 rx_stats->rs_more = (ads.ds_rxstatus1 & AR_RxMore) ? 1 : 0;
404 rx_stats->rs_isaggr = (ads.ds_rxstatus8 & AR_RxAggr) ? 1 : 0;
405 rx_stats->rs_moreaggr = (ads.ds_rxstatus8 & AR_RxMoreAggr) ? 1 : 0;
406 rx_stats->rs_flags |= (ads.ds_rxstatus3 & AR_GI) ? HAL_RX_GI : 0;
407 rx_stats->rs_flags |= (ads.ds_rxstatus3 & AR_2040) ? HAL_RX_2040 : 0;
409 if (ads.ds_rxstatus8 & AR_PreDelimCRCErr)
410 rx_stats->rs_flags |= HAL_RX_DELIM_CRC_PRE;
411 if (ads.ds_rxstatus8 & AR_PostDelimCRCErr)
412 rx_stats->rs_flags |= HAL_RX_DELIM_CRC_POST;
413 if (ads.ds_rxstatus8 & AR_DecryptBusyErr)
414 rx_stats->rs_flags |= HAL_RX_DECRYPT_BUSY;
416 if ((ads.ds_rxstatus8 & AR_RxFrameOK) == 0) {
418 * These four bits should not be set together. The
419 * 5416 spec states a Michael error can only occur if
420 * DecryptCRCErr not set (and TKIP is used). Experience
421 * indicates however that you can also get Michael errors
422 * when a CRC error is detected, but these are specious.
423 * Consequently we filter them out here so we don't
424 * confuse and/or complicate drivers.
426 if (ads.ds_rxstatus8 & AR_CRCErr)
427 rx_stats->rs_status |= HAL_RXERR_CRC;
428 else if (ads.ds_rxstatus8 & AR_PHYErr) {
431 rx_stats->rs_status |= HAL_RXERR_PHY;
432 phyerr = MS(ads.ds_rxstatus8, AR_PHYErrCode);
433 rx_stats->rs_phyerr = phyerr;
434 } else if (ads.ds_rxstatus8 & AR_DecryptCRCErr)
435 rx_stats->rs_status |= HAL_RXERR_DECRYPT;
436 else if (ads.ds_rxstatus8 & AR_MichaelErr)
437 rx_stats->rs_status |= HAL_RXERR_MIC;
439 rx_stats->evm0=ads.AR_RxEVM0;
440 rx_stats->evm1=ads.AR_RxEVM1;
441 rx_stats->evm2=ads.AR_RxEVM2;
450 HAL_BOOL ar5416UpdateTxTrigLevel(struct ath_hal *ah, HAL_BOOL bIncTrigLevel)
452 struct ath_hal_5416 *ahp = AH5416(ah);
453 a_uint32_t txcfg, curLevel, newLevel;
457 * Disable interrupts while futzing with the fifo level.
459 omask = ar5416SetInterrupts(ah, ahp->ah_maskReg &~ HAL_INT_GLOBAL);
461 txcfg = OS_REG_READ(ah, AR_TXCFG);
462 curLevel = MS(txcfg, AR_FTRIG);
466 if (curLevel < MAX_TX_FIFO_THRESHOLD)
468 } else if (curLevel > MIN_TX_FIFO_THRESHOLD)
470 if (newLevel != curLevel)
471 OS_REG_WRITE(ah, AR_TXCFG,
472 (txcfg &~ AR_FTRIG) | SM(newLevel, AR_FTRIG));
474 /* re-enable chip interrupts */
475 ar5416SetInterrupts(ah, omask);
477 return (newLevel != curLevel);
480 HAL_BOOL ar5416SetTxDP(struct ath_hal *ah, a_uint32_t q, a_uint32_t txdp)
482 HALASSERT(q < AH_PRIVATE(ah)->ah_caps.halTotalQueues);
483 HALASSERT(AH5416(ah)->ah_txq[q].tqi_type != HAL_TX_QUEUE_INACTIVE);
486 * Make sure that TXE is deasserted before setting the TXDP. If TXE
487 * is still asserted, setting TXDP will have no effect.
489 HALASSERT((OS_REG_READ(ah, AR_Q_TXE) & (1 << q)) == 0);
491 OS_REG_WRITE(ah, AR_QTXDP(q), txdp);
496 HAL_BOOL ar5416StartTxDma(struct ath_hal *ah, a_uint32_t q)
498 HALASSERT(q < AH_PRIVATE(ah)->ah_caps.halTotalQueues);
499 HALASSERT(AH5416(ah)->ah_txq[q].tqi_type != HAL_TX_QUEUE_INACTIVE);
501 /* Check to be sure we're not enabling a q that has its TXD bit set. */
502 HALASSERT((OS_REG_READ(ah, AR_Q_TXD) & (1 << q)) == 0);
504 OS_REG_WRITE(ah, AR_Q_TXE, 1 << q);
509 a_uint32_t ar5416NumTxPending(struct ath_hal *ah, a_uint32_t q)
513 HALASSERT(q < AH_PRIVATE(ah)->ah_caps.halTotalQueues);
514 HALASSERT(AH5416(ah)->ah_txq[q].tqi_type != HAL_TX_QUEUE_INACTIVE);
516 npend = OS_REG_READ(ah, AR_QSTS(q)) & AR_Q_STS_PEND_FR_CNT;
519 * Pending frame count (PFC) can momentarily go to zero
520 * while TXE remains asserted. In other words a PFC of
521 * zero is not sufficient to say that the queue has stopped.
523 if (OS_REG_READ(ah, AR_Q_TXE) & (1 << q))
527 if (npend && (AH5416(ah)->ah_txq[q].tqi_type == HAL_TX_QUEUE_CAB)) {
528 if (OS_REG_READ(ah, AR_Q_RDYTIMESHDN) & (1 << q)) {
529 isrPrintf("RTSD on CAB queue\n");
530 /* Clear the ReadyTime shutdown status bits */
531 OS_REG_WRITE(ah, AR_Q_RDYTIMESHDN, 1 << q);
538 HAL_BOOL ar5416AbortTxDma(struct ath_hal *ah)
543 * set txd on all queues
545 OS_REG_WRITE(ah, AR_Q_TXD, AR_Q_TXD_M);
550 OS_REG_SET_BIT(ah, AR_PCU_MISC, (AR_PCU_FORCE_QUIET_COLL | AR_PCU_CLEAR_VMF));
551 OS_REG_SET_BIT(ah, AR_DIAG_SW, AR_DIAG_FORCE_CH_IDLE_HIGH);
552 OS_REG_SET_BIT(ah, AR_D_GBL_IFS_MISC, AR_D_GBL_IFS_MISC_IGNORE_BACKOFF);
555 * wait on all tx queues
557 for (q = 0; q < AR_NUM_QCU; q++) {
558 for (i = 0; i < AR5416_ABORT_LOOPS; i++) {
559 if (!ar5416NumTxPending(ah, q))
562 OS_DELAY(AR5416_ABORT_WAIT);
564 if (i == AR5416_ABORT_LOOPS) {
570 * clear tx abort bits
572 OS_REG_CLR_BIT(ah, AR_PCU_MISC, (AR_PCU_FORCE_QUIET_COLL | AR_PCU_CLEAR_VMF));
573 OS_REG_CLR_BIT(ah, AR_DIAG_SW, AR_DIAG_FORCE_CH_IDLE_HIGH);
574 OS_REG_CLR_BIT(ah, AR_D_GBL_IFS_MISC, AR_D_GBL_IFS_MISC_IGNORE_BACKOFF);
579 OS_REG_WRITE(ah, AR_Q_TXD, 0);
584 HAL_BOOL ar5416StopTxDma(struct ath_hal*ah, a_uint32_t q)
588 HALASSERT(q < AH_PRIVATE(ah)->ah_caps.halTotalQueues);
590 HALASSERT(AH5416(ah)->ah_txq[q].tqi_type != HAL_TX_QUEUE_INACTIVE);
592 OS_REG_WRITE(ah, AR_Q_TXD, 1 << q);
593 for (i = 1000; i != 0; i--) {
594 if (ar5416NumTxPending(ah, q) == 0)
596 OS_DELAY(100); /* XXX get actual value */
599 OS_REG_WRITE(ah, AR_Q_TXD, 0);
603 HAL_BOOL ar5416SetupTxDesc_20(struct ath_hal *ah, struct ath_tx_desc *ds,
608 a_uint32_t txRate0, a_uint32_t txTries0,
612 a_uint32_t rtsctsRate,
613 a_uint32_t rtsctsDuration,
614 a_uint32_t compicvLen,
615 a_uint32_t compivLen,
618 #define RTSCTS (HAL_TXDESC_RTSENA|HAL_TXDESC_CTSENA)
620 struct ar5416_desc *ads = AR5416DESC(ds);
624 ads->ds_txstatus9 &= ~AR_TxDone;
626 HALASSERT(txTries0 != 0);
627 HALASSERT(isValidPktType(type));
628 HALASSERT(isValidTxRate(txRate0));
629 HALASSERT((flags & RTSCTS) != RTSCTS);
634 ads->ds_ctl0 = (pktLen & AR_FrameLen)
635 | (txPower << AR_XmitPower_S)
636 | (flags & HAL_TXDESC_VEOL ? AR_VEOL : 0)
637 | (flags & HAL_TXDESC_CLRDMASK ? AR_ClrDestMask : 0)
638 | (flags & HAL_TXDESC_INTREQ ? AR_TxIntrReq : 0);
640 ads->ds_ctl1 = (type << AR_FrameType_S)
641 | (flags & HAL_TXDESC_NOACK ? AR_NoAck : 0);
642 ads->ds_ctl2 = SM(txTries0, AR_XmitDataTries0);
643 ads->ds_ctl3 = (txRate0 << AR_XmitRate0_S);
645 ads->ds_ctl7 = SM(AR5416_LEGACY_CHAINMASK, AR_ChainSel0)
646 | SM(AR5416_LEGACY_CHAINMASK, AR_ChainSel1)
647 | SM(AR5416_LEGACY_CHAINMASK, AR_ChainSel2)
648 | SM(AR5416_LEGACY_CHAINMASK, AR_ChainSel3);
650 if (keyIx != HAL_TXKEYIX_INVALID) {
651 /* XXX validate key index */
652 ads->ds_ctl1 |= SM(keyIx, AR_DestIdx);
653 ads->ds_ctl0 |= AR_DestIdxValid;
656 if (flags & RTSCTS) {
657 if (!isValidTxRate(rtsctsRate)) {
660 /* XXX validate rtsctsDuration */
661 ads->ds_ctl0 |= (flags & HAL_TXDESC_CTSENA ? AR_CTSEnable : 0)
662 | (flags & HAL_TXDESC_RTSENA ? AR_RTSEnable : 0);
663 ads->ds_ctl2 |= SM(rtsctsDuration, AR_BurstDur);
664 ads->ds_ctl3 |= (rtsctsRate << AR_RTSCTSRate_S);
671 HAL_BOOL ar5416FillTxDesc_20(struct ath_hal *ah, struct ath_tx_desc *ds,
672 a_uint32_t segLen, HAL_BOOL firstSeg, HAL_BOOL lastSeg,
673 const struct ath_tx_desc *ds0)
675 struct ar5416_desc *ads = AR5416DESC(ds);
677 HALASSERT((segLen &~ AR_BufLen) == 0);
681 * First descriptor, don't clobber xmit control data
682 * setup by ar5416SetupTxDesc.
684 ads->ds_ctl1 |= segLen | (lastSeg ? 0 : AR_TxMore);
685 } else if (lastSeg) {
687 * Last descriptor in a multi-descriptor frame,
688 * copy the multi-rate transmit parameters from
689 * the first frame for processing on completion.
692 ads->ds_ctl1 = segLen;
693 ads->ds_ctl2 = AR5416DESC_CONST(ds0)->ds_ctl2;
694 ads->ds_ctl3 = AR5416DESC_CONST(ds0)->ds_ctl3;
697 * Intermediate descriptor in a multi-descriptor frame.
700 ads->ds_ctl1 = segLen | AR_TxMore;
704 ads->ds_txstatus0 = ads->ds_txstatus1 = 0;
709 HAL_BOOL ar5416FillKeyTxDesc_20(struct ath_hal *ah, struct ath_tx_desc *ds,
710 HAL_KEY_TYPE keyType)
712 struct ar5416_desc *ads = AR5416DESC(ds);
714 ads->ds_ctl6 = SM(keyType, AR_EncrType);
718 HAL_STATUS ar5416ProcTxDesc_20(struct ath_hal *ah, struct ath_tx_desc *gds)
720 struct ar5416_desc *ads = AR5416DESC(gds);
721 struct ath_tx_desc *ds = (struct ath_tx_desc *)gds;
723 if ((ads->ds_txstatus9 & AR_TxDone) == 0)
724 return HAL_EINPROGRESS;
726 ads->ds_txstatus9 &= ~AR_TxDone;
728 /* Update software copies of the HW status */
729 ds->ds_txstat.ts_seqnum = MS(ads->ds_txstatus9, AR_SeqNum);
730 ds->ds_txstat.ts_tstamp = ads->AR_SendTimestamp;
731 ds->ds_txstat.ts_status = 0;
732 ds->ds_txstat.ts_flags = 0;
734 if (ads->ds_txstatus1 & AR_ExcessiveRetries)
735 ds->ds_txstat.ts_status |= HAL_TXERR_XRETRY;
736 if (ads->ds_txstatus1 & AR_Filtered)
737 ds->ds_txstat.ts_status |= HAL_TXERR_FILT;
738 if (ads->ds_txstatus1 & AR_FIFOUnderrun)
739 ds->ds_txstat.ts_status |= HAL_TXERR_FIFO;
740 if (ads->ds_txstatus9 & AR_TxOpExceeded)
741 ds->ds_txstat.ts_status |= HAL_TXERR_XTXOP;
742 if (ads->ds_txstatus1 & AR_TxTimerExpired)
743 ds->ds_txstat.ts_status |= HAL_TXERR_TIMER_EXPIRED;
745 if (ads->ds_txstatus1 & AR_DescCfgErr)
746 ds->ds_txstat.ts_flags |= HAL_TX_DESC_CFG_ERR;
747 if (ads->ds_txstatus1 & AR_TxDataUnderrun) {
748 ds->ds_txstat.ts_flags |= HAL_TX_DATA_UNDERRUN;
749 ar5416UpdateTxTrigLevel(ah, AH_TRUE);
751 if (ads->ds_txstatus1 & AR_TxDelimUnderrun) {
752 ds->ds_txstat.ts_flags |= HAL_TX_DELIM_UNDERRUN;
753 ar5416UpdateTxTrigLevel(ah, AH_TRUE);
755 if (ads->ds_txstatus0 & AR_TxBaStatus) {
756 ds->ds_txstat.ts_flags |= HAL_TX_BA;
757 ds->ds_txstat.ba_low = ads->AR_BaBitmapLow;
758 ds->ds_txstat.ba_high = ads->AR_BaBitmapHigh;
762 * Extract the transmit rate used and mark the rate as
763 * ``alternate'' if it wasn't the series 0 rate.
765 ds->ds_txstat.ts_rate = MS(ads->ds_txstatus9, AR_FinalTxIdx);
766 ds->ds_txstat.ts_rssi_combined =
767 MS(ads->ds_txstatus5, AR_TxRSSICombined);
768 ds->ds_txstat.ts_rssi_ctl0 = MS(ads->ds_txstatus0, AR_TxRSSIAnt00);
769 ds->ds_txstat.ts_rssi_ctl1 = MS(ads->ds_txstatus0, AR_TxRSSIAnt01);
770 ds->ds_txstat.ts_rssi_ctl2 = MS(ads->ds_txstatus0, AR_TxRSSIAnt02);
771 ds->ds_txstat.ts_rssi_ext0 = MS(ads->ds_txstatus5, AR_TxRSSIAnt10);
772 ds->ds_txstat.ts_rssi_ext1 = MS(ads->ds_txstatus5, AR_TxRSSIAnt11);
773 ds->ds_txstat.ts_rssi_ext2 = MS(ads->ds_txstatus5, AR_TxRSSIAnt12);
774 ds->ds_txstat.evm0 = ads->AR_TxEVM0;
775 ds->ds_txstat.evm1 = ads->AR_TxEVM1;
776 ds->ds_txstat.evm2 = ads->AR_TxEVM2;
777 ds->ds_txstat.ts_shortretry = MS(ads->ds_txstatus1, AR_RTSFailCnt);
778 ds->ds_txstat.ts_longretry = MS(ads->ds_txstatus1, AR_DataFailCnt);
779 ds->ds_txstat.ts_virtcol = MS(ads->ds_txstatus1, AR_VirtRetryCnt);
780 ds->ds_txstat.ts_antenna = 0; /* ignored for owl */
785 void ar5416Set11nTxDesc_20(struct ath_hal *ah, struct ath_tx_desc *ds,
786 a_uint32_t pktLen, HAL_PKT_TYPE type, a_uint32_t txPower,
787 a_uint32_t keyIx, HAL_KEY_TYPE keyType,
790 struct ar5416_desc *ads = AR5416DESC(ds);
792 HALASSERT(isValidPktType(type));
793 HALASSERT(isValidKeyType(keyType));
798 ads->ds_ctl0 = (pktLen & AR_FrameLen)
799 | (flags & HAL_TXDESC_VMF ? AR_VirtMoreFrag : 0)
800 | SM(txPower, AR_XmitPower)
801 | (flags & HAL_TXDESC_RTSENA ? AR_RTSEnable : 0)
802 | (flags & HAL_TXDESC_VEOL ? AR_VEOL : 0)
803 | (flags & HAL_TXDESC_CLRDMASK ? AR_ClrDestMask : 0)
804 | (flags & HAL_TXDESC_INTREQ ? AR_TxIntrReq : 0)
805 | (keyIx != HAL_TXKEYIX_INVALID ? AR_DestIdxValid : 0)
806 | (flags & HAL_TXDESC_CTSENA ? AR_CTSEnable : 0);
808 ads->ds_ctl1 = (keyIx != HAL_TXKEYIX_INVALID ? SM(keyIx, AR_DestIdx) : 0)
809 | SM(type, AR_FrameType)
810 | (flags & HAL_TXDESC_NOACK ? AR_NoAck : 0)
811 | (flags & HAL_TXDESC_EXT_ONLY ? AR_ExtOnly : 0)
812 | (flags & HAL_TXDESC_EXT_AND_CTL ? AR_ExtAndCtl : 0);
814 ads->ds_ctl6 = SM(keyType, AR_EncrType);
819 void ar5416Set11nRateScenario_20(struct ath_hal *ah, struct ath_tx_desc *ds,
820 a_uint32_t durUpdateEn, a_uint32_t rtsctsRate,
821 a_uint32_t rtsctsDuration,
822 HAL_11N_RATE_SERIES series[], a_uint32_t nseries,
825 struct ar5416_desc *ads = AR5416DESC(ds);
828 HALASSERT(nseries == 4);
832 * Rate control settings override
834 ds_ctl0 = ads->ds_ctl0;
836 if (flags & (HAL_TXDESC_RTSENA | HAL_TXDESC_CTSENA)) {
837 if (flags & HAL_TXDESC_RTSENA) {
838 ds_ctl0 &= ~AR_CTSEnable;
839 ds_ctl0 |= AR_RTSEnable;
841 ds_ctl0 &= ~AR_RTSEnable;
842 ds_ctl0 |= AR_CTSEnable;
845 ds_ctl0 = (ds_ctl0 & ~(AR_RTSEnable | AR_CTSEnable));
848 ads->ds_ctl0 = ds_ctl0;
850 ads->ds_ctl2 = set11nTries(series, 0)
851 | set11nTries(series, 1)
852 | set11nTries(series, 2)
853 | set11nTries(series, 3)
854 | (durUpdateEn ? AR_DurUpdateEn : 0);
856 ads->ds_ctl3 = set11nRate(series, 0)
857 | set11nRate(series, 1)
858 | set11nRate(series, 2)
859 | set11nRate(series, 3);
861 ads->ds_ctl4 = set11nPktDurRTSCTS(series, 0)
862 | set11nPktDurRTSCTS(series, 1);
864 ads->ds_ctl5 = set11nPktDurRTSCTS(series, 2)
865 | set11nPktDurRTSCTS(series, 3);
867 ads->ds_ctl7 = set11nRateFlags(series, 0)
868 | set11nRateFlags(series, 1)
869 | set11nRateFlags(series, 2)
870 | set11nRateFlags(series, 3)
871 | SM(rtsctsRate, AR_RTSCTSRate);
876 void ar5416Set11nRateScenario_20(struct ath_hal *ah, struct ath_tx_desc *ds,
877 a_uint32_t durUpdateEn, a_uint32_t rtsctsRate,
878 a_uint32_t rtsctsDuration,
879 HAL_11N_RATE_SERIES series[], a_uint32_t nseries,
882 struct ar5416_desc *ads = AR5416DESC(ds);
885 HALASSERT(nseries == 4);
889 * Rate control settings override
891 if (flags & (HAL_TXDESC_RTSENA | HAL_TXDESC_CTSENA)) {
892 ds_ctl0 = ads->ds_ctl0;
894 if (flags & HAL_TXDESC_RTSENA) {
895 ds_ctl0 &= ~AR_CTSEnable;
896 ds_ctl0 |= AR_RTSEnable;
898 ds_ctl0 &= ~AR_RTSEnable;
899 ds_ctl0 |= AR_CTSEnable;
902 ads->ds_ctl0 = ds_ctl0;
905 ads->ds_ctl2 = set11nTries(series, 0)
906 | set11nTries(series, 1)
907 | set11nTries(series, 2)
908 | set11nTries(series, 3)
909 | (durUpdateEn ? AR_DurUpdateEn : 0);
911 ads->ds_ctl3 = set11nRate(series, 0)
912 | set11nRate(series, 1)
913 | set11nRate(series, 2)
914 | set11nRate(series, 3);
916 ads->ds_ctl4 = set11nPktDurRTSCTS(series, 0)
917 | set11nPktDurRTSCTS(series, 1);
919 ads->ds_ctl5 = set11nPktDurRTSCTS(series, 2)
920 | set11nPktDurRTSCTS(series, 3);
922 ads->ds_ctl7 = set11nRateFlags(series, 0)
923 | set11nRateFlags(series, 1)
924 | set11nRateFlags(series, 2)
925 | set11nRateFlags(series, 3)
926 | SM(rtsctsRate, AR_RTSCTSRate);
931 void ar5416Set11nAggrFirst_20(struct ath_hal *ah, struct ath_tx_desc *ds, a_uint32_t aggrLen,
932 a_uint32_t numDelims)
934 struct ar5416_desc *ads = AR5416DESC(ds);
936 ads->ds_ctl1 |= (AR_IsAggr | AR_MoreAggr);
938 ads->ds_ctl6 &= ~(AR_AggrLen | AR_PadDelim);
939 ads->ds_ctl6 |= SM(aggrLen, AR_AggrLen) |
940 SM(numDelims, AR_PadDelim);
943 void ar5416Set11nAggrMiddle_20(struct ath_hal *ah, struct ath_tx_desc *ds, a_uint32_t numDelims)
945 struct ar5416_desc *ads = AR5416DESC(ds);
948 ads->ds_ctl1 |= (AR_IsAggr | AR_MoreAggr);
951 * We use a stack variable to manipulate ctl6 to reduce uncached
952 * read modify, modfiy, write.
955 ctl6 &= ~AR_PadDelim;
956 ctl6 |= SM(numDelims, AR_PadDelim);
960 void ar5416Set11nAggrLast_20(struct ath_hal *ah, struct ath_tx_desc *ds)
962 struct ar5416_desc *ads = AR5416DESC(ds);
964 ads->ds_ctl1 |= AR_IsAggr;
965 ads->ds_ctl1 &= ~AR_MoreAggr;
966 ads->ds_ctl6 &= ~AR_PadDelim;
969 void ar5416Clr11nAggr_20(struct ath_hal *ah, struct ath_tx_desc *ds)
971 struct ar5416_desc *ads = AR5416DESC(ds);
973 ads->ds_ctl1 &= (~AR_IsAggr & ~AR_MoreAggr);
976 void ar5416Set11nBurstDuration_20(struct ath_hal *ah, struct ath_tx_desc *ds,
977 a_uint32_t burstDuration)
979 struct ar5416_desc *ads = AR5416DESC(ds);
981 ads->ds_ctl2 &= ~AR_BurstDur;
982 ads->ds_ctl2 |= SM(burstDuration, AR_BurstDur);
985 void ar5416Set11nVirtualMoreFrag_20(struct ath_hal *ah, struct ath_tx_desc *ds,
988 struct ar5416_desc *ads = AR5416DESC(ds);
991 ads->ds_ctl0 |= AR_VirtMoreFrag;
993 ads->ds_ctl0 &= ~AR_VirtMoreFrag;