1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
4 $id: http://devicetree.org/schemas/timer/nvidia,tegra186-timer.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: NVIDIA Tegra186 timer
10 - Thierry Reding <treding@nvidia.com>
13 The Tegra timer provides 29-bit timer counters and a 32-bit timestamp
14 counter. Each NV timer selects its timing reference signal from the 1 MHz
15 reference generated by USEC, TSC or either clk_m or OSC. Each TMR can be
16 programmed to generate one-shot, periodic, or watchdog interrupts.
22 - const: nvidia,tegra186-timer
24 The Tegra186 timer provides ten 29-bit timer counters.
25 - const: nvidia,tegra234-timer
27 The Tegra234 timer provides sixteen 29-bit timer counters.
39 const: nvidia,tegra186-timer
45 One per each timer channels 0 through 9.
51 const: nvidia,tegra234-timer
57 One per each timer channels 0 through 15.
64 additionalProperties: false
68 #include <dt-bindings/interrupt-controller/arm-gic.h>
69 #include <dt-bindings/interrupt-controller/irq.h>
72 compatible = "nvidia,tegra186-timer";
73 reg = <0x03010000 0x000e0000>;
74 interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
75 <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>,
76 <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>,
77 <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>,
78 <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>,
79 <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>,
80 <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>,
81 <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>,
82 <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>,
83 <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
87 #include <dt-bindings/interrupt-controller/arm-gic.h>
88 #include <dt-bindings/interrupt-controller/irq.h>
91 compatible = "nvidia,tegra234-timer";
92 reg = <0x02080000 0x00121000>;
93 interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
94 <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>,
95 <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>,
96 <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>,
97 <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>,
98 <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>,
99 <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>,
100 <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>,
101 <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>,
102 <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>,
103 <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>,
104 <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>,
105 <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>,
106 <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>,
107 <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>,
108 <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;