1 * Freescale low power universal asynchronous receiver/transmitter (lpuart)
5 - "fsl,vf610-lpuart" for lpuart compatible with the one integrated
6 on Vybrid vf610 SoC with 8-bit register organization
7 - "fsl,ls1021a-lpuart" for lpuart compatible with the one integrated
8 on LS1021A SoC with 32-bit big-endian register organization
9 - "fsl,imx7ulp-lpuart" for lpuart compatible with the one integrated
10 on i.MX7ULP SoC with 32-bit little-endian register organization
11 - reg : Address and length of the register set for the device
12 - interrupts : Should contain uart interrupt
13 - clocks : phandle + clock specifier pairs, one for each entry in clock-names
14 - clock-names : should contain: "ipg" - the uart clock
17 - dmas: A list of two dma specifiers, one for each entry in dma-names.
18 - dma-names: should contain "tx" and "rx".
20 Note: Optional properties for DMA support. Write them both or both not.
24 uart0: serial@40027000 {
25 compatible = "fsl,vf610-lpuart";
26 reg = <0x40027000 0x1000>;
27 interrupts = <0 61 0x00>;
28 clocks = <&clks VF610_CLK_UART0>;
32 dma-names = "rx","tx";