1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 $id: http://devicetree.org/schemas/iio/adc/nxp,imx93-adc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Haibo Chen <haibo.chen@nxp.com>
13 The ADC on iMX93 is a 8-channel 12-bit 1MS/s ADC with 4 channels
14 connected to pins. it support normal and inject mode, include
15 One-Shot and Scan (continuous) conversions. Programmable DMA
16 enables for each channel Also this ADC contain alternate analog
17 watchdog thresholds, select threshold through input ports. And
18 also has Self-test logic and Software-initiated calibration.
29 - description: WDGnL, watchdog threshold interrupt requests.
30 - description: WDGnH, watchdog threshold interrupt requests.
31 - description: normal conversion, include EOC (End of Conversion),
32 ECH (End of Chain), JEOC (End of Injected Conversion) and
33 JECH (End of injected Chain).
34 - description: Self-testing Interrupts.
44 The reference voltage which used to establish channel scaling.
58 additionalProperties: false
62 #include <dt-bindings/interrupt-controller/irq.h>
63 #include <dt-bindings/clock/imx93-clock.h>
64 #include <dt-bindings/interrupt-controller/arm-gic.h>
69 compatible = "nxp,imx93-adc";
70 reg = <0x44530000 0x10000>;
71 interrupts = <GIC_SPI 217 IRQ_TYPE_LEVEL_HIGH>,
72 <GIC_SPI 218 IRQ_TYPE_LEVEL_HIGH>,
73 <GIC_SPI 219 IRQ_TYPE_LEVEL_HIGH>,
74 <GIC_SPI 268 IRQ_TYPE_LEVEL_HIGH>;
75 clocks = <&clk IMX93_CLK_ADC1_GATE>;
77 vref-supply = <®_vref_1v8>;
78 #io-channel-cells = <1>;