1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
4 $id: http://devicetree.org/schemas/display/mediatek/mediatek,dither.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Mediatek display dither processor
10 - Chun-Kuang Hu <chunkuang.hu@kernel.org>
11 - Philipp Zabel <p.zabel@pengutronix.de>
14 Mediatek display dither processor, namely DITHER, works by approximating
15 unavailable colors with available colors and by mixing and matching available
16 colors to mimic unavailable ones.
17 DITHER device node must be siblings to the central MMSYS_CONFIG node.
18 For a description of the MMSYS_CONFIG binding, see
19 Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.yaml
26 - const: mediatek,mt8183-disp-dither
29 - mediatek,mt8186-disp-dither
30 - mediatek,mt8192-disp-dither
31 - mediatek,mt8195-disp-dither
32 - const: mediatek,mt8183-disp-dither
41 description: A phandle and PM domain specifier as defined by bindings of
42 the power controller specified by phandle. See
43 Documentation/devicetree/bindings/power/power-domain.yaml for details.
47 - description: DITHER Clock
49 mediatek,gce-client-reg:
50 description: The register of client driver can be configured by gce with
51 4 arguments defined in this property, such as phandle of gce, subsys id,
52 register offset and size. Each GCE subsys id is mapping to a client
53 defined in the header include/dt-bindings/gce/<chip>-gce.h.
54 $ref: /schemas/types.yaml#/definitions/phandle-array
64 additionalProperties: false
68 #include <dt-bindings/interrupt-controller/arm-gic.h>
69 #include <dt-bindings/clock/mt8183-clk.h>
70 #include <dt-bindings/power/mt8183-power.h>
71 #include <dt-bindings/gce/mt8183-gce.h>
77 dither0: dither@14012000 {
78 compatible = "mediatek,mt8183-disp-dither";
79 reg = <0 0x14012000 0 0x1000>;
80 interrupts = <GIC_SPI 235 IRQ_TYPE_LEVEL_LOW>;
81 power-domains = <&spm MT8183_POWER_DOMAIN_DISP>;
82 clocks = <&mmsys CLK_MM_DISP_DITHER0>;
83 mediatek,gce-client-reg = <&gce SUBSYS_1401XXXX 0x2000 0x1000>;