1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
4 $id: http://devicetree.org/schemas/clock/mediatek,mt7621-sysc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Sergio Paracuellos <sergio.paracuellos@gmail.com>
13 The MT7621 has a PLL controller from where the cpu clock is provided
14 as well as derived clocks for the bus and the peripherals. It also
15 can gate SoC device clocks.
17 Each clock is assigned an identifier and client nodes use this identifier
18 to specify the clock which they consume.
20 All these identifiers could be found in:
21 [1]: <include/dt-bindings/clock/mt7621-clk.h>.
23 The clocks are provided inside a system controller node.
25 This node is also a reset provider for all the peripherals.
27 Reset related bits are defined in:
28 [2]: <include/dt-bindings/reset/mt7621-reset.h>.
33 - const: mediatek,mt7621-sysc
41 The first cell indicates the clock number, see [1] for available
47 The first cell indicates the reset bit within the register, see
48 [2] for available resets.
52 $ref: /schemas/types.yaml#/definitions/phandle
54 phandle of syscon used to control memory registers
65 additionalProperties: false
69 #include <dt-bindings/clock/mt7621-clk.h>
72 compatible = "mediatek,mt7621-sysc", "syscon";
76 ralink,memctl = <&memc>;
77 clock-output-names = "xtal", "cpu", "bus",
78 "50m", "125m", "150m",