1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
4 $id: http://devicetree.org/schemas/arm/arm,coresight-cpu-debug.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: CoreSight CPU Debug Component
10 - Mathieu Poirier <mathieu.poirier@linaro.org>
11 - Mike Leach <mike.leach@linaro.org>
12 - Leo Yan <leo.yan@linaro.org>
13 - Suzuki K Poulose <suzuki.poulose@arm.com>
16 CoreSight CPU debug component are compliant with the ARMv8 architecture
17 reference manual (ARM DDI 0487A.k) Chapter 'Part H: External debug'. The
18 external debug module is mainly used for two modes: self-hosted debug and
19 external debug, and it can be accessed from mmio region from Coresight and
20 eventually the debug module connects with CPU for debugging. And the debug
21 module provides sample-based profiling extension, which can be used to sample
22 CPU program counter, secure state and exception level, etc; usually every CPU
23 has one dedicated debug module to be connected.
29 const: arm,coresight-cpu-debug
34 - $ref: /schemas/arm/primecell.yaml#
39 - const: arm,coresight-cpu-debug
40 - const: arm,primecell
53 A phandle to the cpu this debug component is bound to.
54 $ref: /schemas/types.yaml#/definitions/phandle
59 A phandle to the debug power domain if the debug logic has its own
60 dedicated power domain. CPU idle states may also need to be separately
61 constrained to keep CPU cores powered.
70 unevaluatedProperties: false
75 compatible = "arm,coresight-cpu-debug", "arm,primecell";
76 reg = <0xf6590000 0x1000>;
77 clocks = <&sys_ctrl 1>;
78 clock-names = "apb_pclk";